

Ninth Edition

Thomas L. Floyd



Upper Saddle River, New Jersey Columbus, Ohio

This work is protected by United States copyright laws and is provided solely for the use of instructors in teaching their courses and assessing student learning. Dissemination or sale of any part of this work (including on the World Wide Web) will destroy the integrity of the work and is not permitted. The work and materials from it should never be made available to students except by instructors using the accompanying text in their classes. All recipients of this work are expected to abide by these restrictions and to honor the intended pedagogical purposes and the needs of other instructors who rely on these materials.

Copyright © 2006 by Pearson Education, Inc., Upper Saddle River, New Jersey 07458.

Pearson Prentice Hall. All rights reserved. Printed in the United States of America. This publication is protected by Copyright and permission should be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. For information regarding permission(s), write to: Rights and Permissions Department.

Pearson Prentice Hall™ is a trademark of Pearson Education, Inc. **Pearson®** is a registered trademark of Pearson plc **Prentice Hall®** is a registered trademark of Pearson Education, Inc.

Instructors of classes using Floyd, *Digital Fundamentals*, *Ninth Edition*, may reproduce material from the instructor's resource manual for classroom use.



10 9 8 7 6 5 4 3 2 1

ISBN 0-13-194611-0

http://ebook29.blogspot.com

CONTENTS

PART 1:	PRO	DBLEM SOLUTIONS	. 1
CHAPTER	1	Digital Concepts	. 2
CHAPTER	2	Number Systems, Operations, and Codes	. 7
CHAPTER	3	Logic Gates	24
CHAPTER	4	Boolean Algebra and Logic Simplification	35
CHAPTER	5	Combinational Logic Analysis	50
CHAPTER	6	Functions of Combinational Logic	
CHAPTER	7	Latches, Flip-Flops, and Timers13	11
CHAPTER	8	Counters12	24
CHAPTER	9	Shift Registers15	52
CHAPTER	10	Memory and Storage	58
CHAPTER	11	Programmable Logic and Software1	78
CHAPTER	12	Introduction to Computers18	38
CHAPTER	13	Introduction to Digital Signal Processing	94
CHAPTER	14	Integrated Circuit Technologies20	02
PART 2:		GITAL SYSTEM APPLICATION SOLUTIONS20	
CHAPTER	_		
CHAPTER	-		
CHAPTER	6		
CHAPTER	7		
CHAPTER	8		18
CHAPTER	9		20
CHAPTER	10		
CHAPTER	11		24
PART 3:	OVI	RVIEW OF IEEE STD.91-198422	27
PART 4:	LAI	BORATORY SOLUTIONS FOR EXPERIMENTS IN DIGITAL FUNDAMENTALS by David Buchla	53

http://ebook29.blogspot.com

To access supplementary materials online, instructors need to request an instructor access code. Go to www.prenhall.com, click the Instructor Resource Center link, and then click Register Today for an instructor access code. Within 48 hours after registering you will receive a confirming e-mail including an instructor access code. Once you have received your code, go the site and log on for full instructions on downloading the materials you wish to use.

NOTE: For access to hidden faults in Multisim circuits, the password is book.

PART 1 Problem Solutions

CHAPTER 1


DIGITAL CONCEPTS

Section 1-1 Digital and Analog Quantities

- 1. Digital data can be transmitted and stored more efficiently and reliably than analog data. Also, digital circuits are simpler to implement and there is a greater immunity to noisy environments.
- 2. Pressure is an analog quantity.

Section 1-2 Binary Digits, Logic Levels, and Digital Waveforms


3. HIGH = 1; LOW = 0. See Figure 1-1.




- 4. A 1 is a HIGH and a 0 is a LOW:
 - (a) HIGH, LOW, HIGH, HIGH, LOW, HIGH
 - (b) HIGH, HIGH, HIGH, LOW, HIGH, LOW, LOW, HIGH

5. See Figure 1-2.






6. T = 4 ms. See Figure 1-3.



- 7. $f = \frac{1}{T} = \frac{1}{4 \text{ ms}} = 0.25 \text{ kHz} = 250 \text{ Hz}$
- **8.** The waveform in Figure 1-61 is **periodic** because it repeats at a fixed interval.
- 9. $t_{\rm w} = 2~{\rm ms};~T = 4~{\rm ms}$ % duty cycle = $\left(\frac{t_{\rm W}}{T}\right)100 = \left(\frac{2~{\rm ms}}{4~{\rm ms}}\right)100~=~50\%$
- **10.** See Figure 1-4.



11. Each bit time = 1 μ s

Serial transfer time = (8 bits)(1 μ s/bit) = 8 μ s

Parallel transfer time = 1 bit time = 1 μ s

Section 1-3 Basic Logic Operations

Chapter 1

- 12. An AND gate produces a HIGH output only when all of its inputs are HIGH.
- 13. AND gate. See Figure 1-5.





FIGURE 1-5

14. An OR gate produces a HIGH output when either or both inputs are HIGH. An exclusive-OR gate produces a HIGH if one input is HIGH and the other LOW.

Section 1-4 Overview of Basic Logic Functions


15. See Figure 1-6.



16.
$$T = \frac{1}{10 \, \text{kHz}} = 100 \, \mu \text{s}$$

$$\text{Pulses counted} = \frac{100 \, \text{ms}}{100 \, \mu \text{s}} = 1000 \, \mu \text{s}$$


17. See Figure 1-7.



Chapter 1

Section 1-5 Fixed-Function Integrated Circuits

- 18. Circuits with complexities of from 100 to 10,000 equivalent gates are classified as large scale integration (LSI).
- 19. The pins of an SMT are soldered to the pads on the surface of a pc board, whereas the pins of a DIP feed through and are soldered to the opposite side. Pin spacing on SMTs is less than on DIPs and therefore SMT packages are physically smaller and require less surface area on a pc board.
- **20.** See Figure 1-8.



Chapter 1

Section 1-6 Introduction to Programmable Logic

- 21. The following do not describe PLDs: ABEL, CUPL
- 22. SPLD: Simple Programmable Logic Device CPLD: Complex Programmable Logic Device HDL: Hardware Description Language FPGA: Field-Programmable Gate Array

GAL: Generic Array Logic

- 23. (a) Design entry: The step in a programmable logic design flow where a description of the circuit is entered in either schematic (graphic) form or in text form using an HDL.
 - (b) Simulation: The step in a design flow where the entered design is simulated based on defined input waveforms.
 - (c) Compilation: A program process that controls the design flow process and translates a design source code to object code for testing and downloading.
 - (d) Download: The process in which the design is transferred from software to hardware.
- 24. Place and route or fitting is the process where the logic structures described by the netlist are mapped into the actual structure of the specific target device. This results in an output called a bitstream.

Section 1-7 Test and Measurement Instruments

- 25. Amplitude = top of pulse minus base line $V = 8 \ V 1 \ V = 7 \ V$
- **26.** A flashing probe lamp indicates a continuous sequence of pulses (pulse train).

Digital System Application

- 27. A system is a combination of logic elements and functions arranged and interconnected to perform specified tasks.
- 28. The binary number representing the total number of tablets is converted from parallel to serial form by the multiplexer and sent, one bit at a time, to the remote location where the demultiplexer converts the serial number back to parallel form for decoding and display.
- 29. A new number of tablets per bottle can be entered with the keypad.

CHAPTER 2

NUMBER SYSTEMS, OPERATIONS, AND CODES

Section 2-1 Decimal Numbers

- 1. (a) $1386 = 1 \times 10^3 + 3 \times 10^2 + 8 \times 10^1 + 6 \times 10^0$ = $1 \times 1000 + 3 \times 100 + 8 \times 10 + 6 \times 1$ The digit 6 has a weight of $10^0 = 1$
 - (b) $54,692 = 5 \times 10^4 + 4 \times 10^3 + 6 \times 10^2 + 9 \times 10^1 + 2 \times 10^0$ = $5 \times 10,000 + 4 \times 1000 + 6 \times 100 + 9 \times 10 + 2 \times 1$ The digit 6 has a weight of $10^2 = 100$
 - (c) $671,920 = 6 \times 10^5 + 7 \times 10^4 + 1 \times 10^3 + 9 \times 10^2 + 2 \times 10^1 + 0 \times 10^0$ = $6 \times 100,000 + 7 \times 10,000 + 1 \times 1000 + 9 \times 100 + 2 \times 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 1000 + 10000 + 1000 + 10000 + 10000 + 10000 + 10000 + 10000 + 10000 + 100000 + 10000 + 10000 + 10000 + 10000 + 10000 + 10000 + 100000 + 100$
 - 10 + 0 \times 1 The digit 6 has a weight of $10^5 = 100,000$
- 2. (a) $10 = 10^1$

(b) $100 = 10^2$

(c) $10,000 = 10^4$

- (d) $1,000,000 = 10^6$
- 3. (a) $471 = 4 \times 10^{2} + 7 \times 10^{1} + 1 \times 10^{0}$ = $4 \times 100 + 7 \times 10 + 1 \times 1$ = 400 + 70 + 1
 - (b) $9,356 = 9 \times 10^{3} + 3 \times 10^{2} + 5 \times 10^{1} + 6 \times 10^{0}$ = $9 \times 1000 + 3 \times 100 + 5 \times 10 + 6 \times 1$ = 9,000 + 300 + 50 + 6
 - (c) $125,000 = 1 \times 10^5 + 2 \times 10^4 + 5 \times 10^3$ = $1 \times 100,000 + 2 \times 10,000 + 5 \times 1000$ = 100,000 + 20,000 + 5,000
- 4. The highest four-digit decimal number is 9999.

Section 2-2 Binary Numbers

- 5. (a) $11 = 1 \times 2^{1} + 1 \times 2^{0} = 2 + 1 = 3$
 - (b) $100 = 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 = 4$
 - (c) $111 = 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 4 + 2 + 1 = 7$
 - (d) $1000 = 1 \times 2^3 + 0 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 = 8$
 - (e) $1001 = 1 \times 2^3 + 0 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 8 + 1 = 9$
 - (f) $1100 = 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 = 8 + 4 = 12$
 - (q) $1011 = 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 8 + 2 + 1 = 11$
 - (h) $1111 = 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 8 + 4 + 2 + 1 = 15$

```
1110 = 1 \times 2^{3} + 1 \times 2^{2} + 1 \times 2^{1} = 8 + 4 + 2 = 14
6.
        (a)
                1010 = 1 \times 2^{3} + 1 \times 2^{1} = 8 + 2 = 10
        (b)
                11100 = 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 = 16 + 8 + 4 = 28
                10000 = 1 \times 2^4 = 16
        (d)
                10101 = 1 \times 2^{4} + 1 \times 2^{2} + 1 \times 2^{0} = 16 + 4 + 1 = 21
       (e)
                11101 = 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^0 = 16 + 8 + 4 + 1 = 29
       (f)
                10111 = 1 \times 2^4 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 16 + 4 + 2 + 1 = 23
       (a)
                (h)
2 + 1 = 31
                110011.11 = 1 \times 2^{5} + 1 \times 2^{4} + 1 \times 2^{1} + 1 \times 2^{0} + 1 \times 2^{-1} + 1 \times 2^{-2}
7.
        (a)
                                   = 32 + 16 + 2 + 1 + 0.5 + 0.25 = 51.75
                101010.01 = 1 \times 2^5 + 1 \times 2^3 + 1 \times 2^1 + 1 \times 2^{-2} = 32 + 8 + 2 +
        (b)
0.25
                                   = 42.25
                1000001.111 = 1 \times 2^{6} + 1 \times 2^{0} + 1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3}
        (C)
                                  = 64 + 1 + 0.5 + 0.25 + 0.125 = 65.875
                1111000.101 = 1 \times 2^{6} + 1 \times 2^{5} + 1 \times 2^{4} + 1 \times 2^{3} + 1 \times 2^{-1} + 1 \times 2^{-3}
        (d)
                                  = 64 + 32 + 16 + 8 + 0.5 + 0.125 = 120.625
                1011100.10101 = 1 \times 2^{6} + 1 \times 2^{4} + 1 \times 2^{3} + 1 \times 2^{2} + 1 \times 2^{-1} + 1 \times 2^{-1}
        (e)
2^{-3} + 1 \times 2^{-5}
                                        = 64 + 16 + 8 + 4 + 0.5 + 0.125 + 0.03125
                                        = 92.65625
                1110001.0001 = 1 \times 2^{6} + 1 \times 2^{5} + 1 \times 2^{4} + 1 \times 2^{0} + 1 \times 2^{-4}
        (f)
                                     = 64 + 32 + 16 + 1 + 0.0625 = 113.0625
                1011010.1010 = 1 \times 2^{6} + 1 \times 2^{4} + 1 \times 2^{3} + 1 \times 2^{1} + 1 \times 2^{-1} + 1 \times
        (q)
2^{-3}
                                     = 64 + 16 + 8 + 2 + 0.5 + 0.125 = 90.625
                11111111.111111 = 1 \times 2^{6} + 1 \times 2^{5} + 1 \times 2^{4} + 1 \times 2^{3} + 1 \times 2^{2} + 1 \times 2^{4}
        (h)
2<sup>1</sup>
                                 + 1 \times 2^{0} + 1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} + 1 \times 2^{-1}
                                = 64 + 32 + 16 + 8 + 4 + 2 + 1 + 0.5 + 0.25 + 0.125
                   + 0.0625 + 0.03125
                               = 127.96875
                2^{2} - 1 = 3
                                                         2^3 - 1 = 7
8.
        (a)
                                                  (b)
                2^4 - 1 = 15
                                                         2^{5} - 1 = 31
        (C)
                                                  (d)
                2^6 - 1 = 63
                                                         2^{7} - 1 = 127
                                                  (f)
        (e)
                2^{8} - 1 = 255
                                                         2^9 - 1 = 511
                                                  (h)
        (q)
                                                         2^{11} - 1 = 2047
                2^{10} - 1 = 1023
                                                  (i)
        (i)
                 (2^4 - 1) < 17 < (2^5 - 1); 5 bits
9.
        (a)
                 (2^5 - 1) < 35 < (2^6 - 1); 6 bits
        (b)
                 (2^5 - 1) < 49 < (2^6 - 1); 6 bits
        (C)
                 (2^6 - 1) < 68 < (2^7 - 1); 7 bits
        (d)
                 (2^6 - 1) < 81 < (2^7 - 1); 7 bits
        (e)
                 (2^6 - 1) < 114 < (2^7 - 1); 7  bits
        (f)
                 (2^{7}-1) < 132 < (2^{8}-1); 8 \text{ bits}
        (g)
                 (2^{7}-1) < 205 < (2^{8}-1); 8 bits
        (h)
```

10. (a) 0 through 7: 000, 001, 010, 011, 100, 101, 110, 111 (b) 8 through 15: 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111 16 through 31: (C) 10000, 10001, 10010, 10011, 10100, 10101, 10110, 10111, 11000, 11001, 11010, 11011, 11100, 11101, 11110, 11111 32 through 63: 100000, 100001, 100010, 100011, 100100, 100101, 100110, 100111, 10100, 101001, 101010, 101011, 101100, 101101, 101110, 101111, 110000, 110001, 110010, 110011, 110100, 110101, 110110, 110111, 111000, 111001, 111010, 111011, 111100, 111101, 111110, 111111 (e) 64 through 75: 1000000, 1000001, 1000010, 1000011, 1000100, 1000101, 1000110, 1000111, 1001000, 1001001, 1001010, 1001011

Section 2-3 Decimal-to-Binary Conversion

 $10 = 8 + 2 = 2^{3} + 2^{1} = 1010$ $17 = 16 + 1 = 2^{4} + 2^{0} = 100$ 11. (a) $\begin{array}{rcl}
 10 & - & 0 & + & 2 & - & 2 & - & 2 & - & 2 & - & 2 & - & 2 & 1010 \\
 17 & = & & 16 & + & 1 & = & 2^4 & + & 2^0 & = & 100001 \\
 24 & = & & 16 & + & 8 & = & 2^4 & + & 2^3 & = & 11000 \\
 \end{array}$ (b) (C) $48 = 32 + 16 = 2^5 + 2^4 = 110000$ (d) $61 = 32 + 16 + 8 + 4 + 1 = 2^{5} + 2^{4} + 2^{3} + 2^{2} + 2^{0} = 111101$ $93 = 64 + 16 + 8 + 4 + 1 = 2^{6} + 2^{4} + 2^{3} + 2^{2} + 2^{0} = 1011101$ (e) (f) $125 = 64 + 32 + 16 + 8 + 4 + 1 = 2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^0 =$ (q) 1111101 $186 = 128 + 32 + 16 + 8 + 2 = 2^{7} + 2^{5} + 2^{4} + 2^{3} + 2^{1} = 10111010$ (h) $0.32 \cong 0.00 + 0.25 + 0.0625 + 0.0 + 0.0 + 0.0078125 = 0.0101001$ $0.246 \cong 0.0 + 0.0 + 0.125 + 0.0625 + 0.03125 + 0.015625 =$ (b) 0.001111 $0.0981 \cong 0.0 + 0.0 + 0.0 + 0.0625 + 0.03125 + 0.0 + 0.0 +$ 0.00390625 = 0.0001101

13. (a)
$$\frac{15}{2} = 7$$
, $R =$
 $\frac{2}{2} = 1$, R (b) $\frac{21}{2} = 10$, $R =$
1 (LSB)

 $\frac{7}{2} = 3$, $R =$
 $\frac{1}{2} = 0$, R $\frac{10}{2} = 5$, $R =$

1 (MSB)

 $\frac{3}{2} = 1$, $R =$
1 (MSB)

 $\frac{1}{2} = 0$, $R =$
1 (MSB)

 $\frac{17}{2} = 8$, $R =$
1 (MSB)

 $\frac{20}{2} = 10$, $R =$
1 (MSB)

 $\frac{20}{2} = 10$, $R =$
1 (MSB)

 $\frac{20}{2} = 10$, $R =$
1 (MSB)

(a) $\frac{34}{2} = 17$, $R = 0$
(b) $\frac{40}{2} = 20$, $R =$
1 (MSB)

 $\frac{20}{2} = 10$, $R =$
1 (MSB)

(b) $\frac{21}{2} = 5$, $R =$
1 (MSB)

(c) $\frac{40}{2} = 2$, $R =$
1 (MSB)

(d) $\frac{32}{2} = 1$, $R = 0$
1 (MSB)

(

0

$$\frac{1}{2} = 0, R = 1 \text{ (MSB)} \qquad (c) \quad \frac{28}{2} = 14, \qquad R = 0$$

$$\frac{14}{2} = 7, R = 0$$

$$\frac{7}{2} = 3, R = 1$$

$$\frac{3}{2} = 1, R = 1$$

$$\frac{1}{2} = 0, R = 1 \text{ (MSB)}$$

$$(f) \quad \frac{59}{2} = 29, \qquad R = 1$$

$$(LSB)$$

$$\frac{29}{2} = 14, \qquad R = 1$$

$$\frac{14}{2} = 7, R = 0$$

$$\frac{7}{2} = 3, R = 1$$

$$\frac{3}{2} = 1, R = 1$$

$$\frac{1}{2} = 0, R = 1 \text{ (MSB)}$$

http://ebook29.blogspot.com

- **14.** (a) $0.98 \times 2 = 1.96$ 1 (MSB) (b) $0.347 \times 2 =$ 0.694 0 (MSB) $0.96 \times 2 = 1.92$ $0.694 \times 2 =$ 1.388 1 $0.92 \times 2 = 1.84$ 1 $0.388 \times 2 =$ 0.776 0 $0.84 \times 2 = 1.68$ $0.776 \times 2 =$ 1.552 1 $0.68 \times 2 = 1.36$ $0.552 \times 2 =$ 1.104 1 $0.36 \times 2 = 0.72$ $0.104 \times 2 =$ 0 0.208 0 continue if more accuracy is desired $0.208 \times 2 =$ 0.416 0.111110 continue if

Section 2-4 Binary Arithmetic

15. (a)
$$11$$

$$\frac{+01}{100}$$

(b)
$$10 + 10 \over 100$$

(c)
$$101 + 011 \over 1000$$

0.0101100

(d)
$$\frac{111}{+110}$$
 $\frac{1101}{1101}$

more accuracy is desired

(e)
$$1001$$
 $+0101$
 1110

(f)
$$\frac{1101}{+1011}$$
 $\frac{11000}{11000}$

16. (a) 11
$$\frac{-01}{10}$$

(b)
$$101$$

$$-100$$

$$001$$

(c)
$$\frac{110}{-101}$$
 $\frac{001}{001}$

(e)
$$\frac{1100}{-1001}$$
 $\frac{0011}{0011}$

(f)
$$\frac{11010}{-10111}$$
 $\frac{00011}{00011}$

(b)
$$100$$

$$\times 10$$

$$000$$

$$100$$

$$100$$

$$1000$$

(d)
$$1001$$

$$\times 110$$

$$0000$$

$$1001$$

$$1001$$

$$110110$$

(e)
$$1101$$
 $\times 1101$ $\times 1101$

18. (a)
$$\frac{100}{10} = 010$$

(b)
$$\frac{1001}{0011} = 0011 (c) \frac{1100}{0100} = 0011$$

Section 2-5 1's and 2's Complements of Binary Numbers

- 19. (a) The 1's complement of 101 is 010.
 - (b) The 1's complement of 110 is 001.
 - (c) The 1's complement of 1010 is 0101.
 - (d) The 1's complement of 11010111 is 00101000.
 - (e) The 1's complement of 1110101 is 0001010.
 - (f) The 1's complement of 00001 is 11110.
- 20. Take the 1's complement and add 1:

(a)
$$01 + 1 = 10$$

(b)
$$000 + 1 = 001$$

(c) 0110 + 1 = 0111

- $(d) \qquad 0010 + 1 = 0011$
- (e) 00011 + 1 = 00100
- $(f) \qquad 01100 + 1 = 01101$
- (q) 01001111 + 1 = 01010000 (h)
- 11000010 + 1 = 11000011

Section 2-6 Signed Numbers

$$+ 29 = 00011101$$

$$-85 = 11010101$$

-123 = 11111011

(c) Magnitude of
$$100_{10} = 1100100$$

123 = 1111011

$$+100 = 01100100$$

(d)

(b)

) Magnitude of 57

Magnitude of

$$-34 = 11011101$$

Magnitude of 68

```
+12 = 00001100
                                                        -68 = 10111100
     (c) Magnitude of 101_{10} = 1100101
                                                        (d) Magnitude of
125 = 1111101
      +101_{10} = 01100101
                                                        -125 = 10000011
24.
                             (b) 01110100 = +116 (c)
      (a) 10011001 = -25
      101111111 = -63
25.
            10011001 = -(01100110) = -102
      (a)
            01110100 = +(1110100) = +116
      (C)
            101111111 = -(1000000) = -64
26.
            10011001 = -(1100111) = -103
      (a)
            01110100 = +(1110100) = +116
      (b)
      (C)
            101111111 = -(1000001) = -65
27.
      (a)
            0111110000101011 \rightarrow sign = 0
            1.11110000101011 \times 2^{14} \rightarrow \text{exponent} = 127 + 14 + 141 = 10001101
            Mantissa = 11110000101011000000000
            01000110111110000101011000000000
      (b)
            100110000011000 \rightarrow sign = 1
            1.10000011000 \times 2^{11} \rightarrow \text{exponent} = 127 + 11 = 138 = 10001010
            11000101011000001100000000000000
            11000000101001001110001000000000
28.
      (a)
            Sign = 1
            Exponent = 10000001 = 129 - 127 = 2
            Mantissa = 1.01001001110001 \times 2^2 = 101.001001110001
            -101.001001110001 = -5.15258789
            01100110010000111110100100000000
      (b)
            Sign = 0
            Exponent = 11001100 = 204 - 127 = 77
            Mantissa = 1.100001111101001
            1.100001111101001 \times 2^{77}
Section 2-7 Arithmetic Operations with Signed
Numbers
29.
    (a)
            33 = 00100001
                                            (b)
                                                    56 = 00111000
00100001
                                            00111000
            15 = 00001111
                                                    27 = 00011011
00001111
                                            11100101
                                                  -27 = 11100101
00110000
                                            00011101
             46 = 00101110
      (C)
                                                  110_{10} = 01101110
                                            (d)
11010010
                                            10010010
            -46 = 11010010
                                                  -110_{10} = 10010010
                                                                           <u>+</u>
0<u>0011001</u>
                                            10101100
             25 = 00011001
                                                         84 = 01010100
11101011
```

100111110

-84 = 10101100

```
30.
         (a)
                     00010110
                                                      (b)
                                                                   01110000
                                                              + 10101111
                 + 00110011
                      01001001
                                                               100011111
31.
                      10001100
                                                                  11011001
         (a)
                                                     (b)
                 + 00111001
                                                              + 11100111
                     11000101
                                                                   11000000
32.
        (a)
                      00110011
                                                              (b)
                                                                          01100101
00110011
                                                             01100101
                 - 00010000
                                                                      - 11101000
                                                                                                + 00011000
                                            +
11110000
                                            1
                                                             01111101
00100011
33.
             01101010
                                                 01101010
         × 11110001
                                            × 00001111
                                                 01101010
                                                  01101010
                                                   100111110
                                                 01101010
                                                 1011100110
                                             01101010
                                             11000110110
         Changing to 2's complement with sign: 100111001010
         01000100
                       = 00000010
         \frac{68}{25} = 2, remainder of 18
Section 2-8 Hexadecimal Numbers
                 38_{16} = 0011 \ 1000
59_{16} = 0101 \ 1001
A14_{16} = 1010 \ 0001 \ 0100
5C8_{16} = 0101 \ 1100 \ 1000
4100_{16} = 0100 \ 0001 \ 0000 \ 0000
35.
         (a)
         (b)
         (C)
         (d)
         (e)
                 FB17_{16} = 1111 1011 0001 0111 8A9D_{16} = 1000 1010 1001 1101
         (f)
         (g)
36.
                 1110 = E_{16}
         (a)
         (b)
                 10 = 2_{16}
                 0001 \ 0\overline{1}11 = 17_{16}
         (C)
                 1010 \ 0110 = A6_{16}^{10}

0011 \ 1111 \ 0000 = 3F0_{16}
         (d)
         (e)
                 1001 1000 0010 = 982
         (f)
                 23_{16} = 2 \times 16^{1} + 3 \times 16^{0} = 32 + 3 = 35

92_{16} = 9 \times 16^{1} + 2 \times 16^{0} = 144 + 2 = 146
37.
         (a)
         (b)
                 1A_{16} = 1 \times 16^{1} + 10 \times 16^{0} = 16 + 10 = 26
         (C)
                 8D_{16} = 8 \times 16^{1} + 13 \times 16^{0} = 128 + 13 = 141
         (d)
                 F3_{16} = 15 \times 16^{1} + 3 \times 16^{0} = 240 + 3 = 243
         (e)
                 EB_{16} = 14 \times 16^{1} + 11 \times 16^{0} = 224 + 11 = 235
         (f)
                 5C2_{16} = 5 \times 16^{2} + 12 \times 16^{1} + 2 \times 16^{0} = 1280 + 192 + 2 = 1474
         (q)
                 700_{16} = 7 \times 16^2 = 1792
         (h)
                                                                      (a) \frac{8}{16} = 0, remainder = 8
                                                              38.
```

hexadecimal number = 8_{16}

(c)
$$\frac{33}{16}$$
 = 2, remainder = 1 (LSD) $\frac{2}{16}$ = 0, remainder = 2 hexadecimal number = 21₁₆

(e)
$$\frac{284}{16}$$
 = 17, remainder = 12 =

 C_{16} (LSD) $\frac{17}{16} = 1, \text{ remainder} = 1$ $\frac{1}{16} = 0, \text{ remainder} = 1$

hexadecimal number = $11C_{16}$

(g)
$$\frac{4019}{16} = 251$$
, remainder = 3

(LSD) $\frac{251}{16} = 15, \text{ remainder} = 11 = B_{16}$ $\frac{15}{16} = 0, \text{ remainder} = 15 = F_{16}$ $\text{hexadecimal number} = FB3_{16}$

39. (a)
$$37_{16} + 29_{16} = 60_{16}$$

(b) $A0_{16} + 6B_{16} = 10B_{16}$
(c) $FF_{16} + BB_{16} = 1BA_{16}$

40. (a)
$$51_{16} - 40_{16} = 11_{16}$$

(b) $C8_{16} - 3A_{16} = 8E_{16}$
(c) $FD_{16} - 88_{16} = 75_{16}$

(b)
$$\frac{14}{16}$$
 = 0, remainder = 14 = E_{16} hexadecimal number = E_{16}

(d)
$$\frac{52}{16}$$
 = 3, remainder = 4 (LSD) $\frac{3}{16}$ = 0, remainder = 3 hexadecimal number = 34₁₆

(f)
$$\frac{2890}{16}$$
 = 180, remainder = 10 = A_{16} (LSD) $\frac{180}{16}$ = 11, remainder = 4 $\frac{11}{16}$ = 0, remainder = 11 = A_{16} hexadecimal number = A_{16}

(h)
$$\frac{6500}{16}$$
 = 406, remainder = 4

(LSD) $\frac{406}{16}$ = 25, remainder = 6

$$\frac{25}{16} = 1, \text{ remainder} = 9$$

$$\frac{1}{16} = 0, \text{ remainder} = 1$$

hexadecimal number = 1964₁₆

Section 2-9 Octal Numbers

41. (a)
$$12_8 = 1 \times 8^1 + 2 \times 8^0 = 8 + 2 = 10$$

(b)
$$27_8 = 2 \times 8^1 + 7 \times 8^0 = 16 + 7 = 23$$

(c)
$$56_{\circ} = 5 \times 8^{1} + 6 \times 8^{0} = 40 + 6 = 46$$

(c)
$$56_8 = 5 \times 8^1 + 6 \times 8^0 = 40 + 6 = 46$$

(d) $64_8 = 6 \times 8^1 + 4 \times 8^0 = 48 + 4 = 52$

(e)
$$103_8 = 1 \times 8^2 + 3 \times 8^0 = 64 + 3 = 67$$

(f)
$$557_8 = 5 \times 8^2 + 5 \times 8^1 + 7 \times 8^0 = 320 + 40 + 7 = 367$$

(g)
$$163_8 = 1 \times 8^2 + 6 \times 8^1 + 3 \times 8^0 = 64 + 48 + 3 = 115$$

(h)
$$1024_{\circ} = 1 \times 8^3 + 2 \times 8^1 + 4 \times 8^0 = 512 + 16 + 4 = 532$$

 $7765_{\circ} = 7 \times 8^{3} + 7 \times 8^{2} + 6 \times 8^{1} + 5 \times 8^{0} = 3584 + 448 + 48 + 5 =$ (i)

4085

42. (a)
$$\frac{15}{8} = 1$$
, remainder = 7

(LSD)

$$\frac{1}{8}$$
 = 0, remainder =1 octal number = 17₈

(c)
$$\frac{46}{8}$$
 = 5, remainder = 6

(LSD)

$$\frac{5}{8}$$
 = 0, remainder = 5 octal number = 56_8

(e)
$$\frac{100}{8}$$
 = 12, remainder = 4 (LSD)

$$\frac{12}{8} = 1, \text{ remainder} = 4$$

$$\frac{1}{8} = 0, \text{ remainder} = 1$$
octal number = 144_8

$$\frac{219}{8} = 27, \text{ remainder} = 3$$

(LSD)

(g)

$$\frac{27}{8} = 3, \text{ remainder} = 3$$

$$\frac{3}{8} = 0, \text{ remainder} = 3$$

octal number = 333_8

(b)
$$\frac{27}{8}$$
 = 3, remainder = 3 (LSD) $\frac{3}{8}$ = 0, remainder = 3

octal number = 33_{s}

(d)
$$\frac{70}{8}$$
 = 8, remainder = 6

(LSD)

$$\frac{8}{8} = 1, \text{ remainder} = 0$$

$$\frac{1}{8} = 0, \text{ remainder} = 1$$

octal number = 106,

(f)
$$\frac{142}{8} = 17$$
, remainder = 6

(LSD)

$$\frac{17}{8} = 2, \text{ remainder} = 1$$

$$\frac{2}{8} = 0, \text{ remainder} = 2$$
octal number = 216_8

(h)
$$\frac{435}{8} = 54$$
, remainder = 3

(LSD)

$$\frac{54}{8} = 6, \text{ remainder} = 6$$

$$\frac{6}{8} = 0, \text{ remainder} = 6$$
octal number = 663_8

http://ebook29.blogspot.com

```
43.
        (a)
                 13_8 = 001 011
         (b)
                 57_{8} = 101 \ 111
         (C)
                 10\overset{\circ}{1}_{8} = 001 \ 000 \ 001
                 321_8 = 011 \ 010 \ 001
         (d)
                 540_{8}^{-} = 101\ 100\ 000
         (e)
                 465\overset{\circ}{3}_{8} = 100 \ 110 \ 101 \ 011
         (f)
                 13271<sub>8</sub> = 001 011 010 111 001
45600<sub>8</sub> = 100 101 110 000 000
100213<sub>8</sub> = 001 000 000 010 001 011
         (g)
         (h)
         (i)
44.
        (a)
                 111 = 7
         (b)
                 010 = 2_{8}
                 110 111 = 67
         (C)
         (d)
                 101\ 010 = 52
                 001\ 100 = 14_{8}
         (e)
                 001 \ 011 \ 110 = 136_{8}
         (f)
         (q)
                 101\ 100\ 011\ 001 = 5431_{8}
                 010 110 000 011 = 2603_8^8 111 111 101 111 000 = 77570_8
         (h)
        (i)
Section 2-10 Binary Coded Decimal (BCD)
45.
         (a)
                 10 = 0001 0000
         (b)
                 13 = 0001 0011
         (C)
                 18 = 0001 1000
                 21 = 0010 0001
         (d)
                 25 = 0010 \ 0101
         (e)
                 36 = 0011 0110
         (f)
                 44 = 0100 0100
         (q)
         (h)
                 57 = 0101 \ 0111
                 69 = 0110 1001
         (i)
                 98 = 1001 1000
         (j)
                 125 = 0001 0010 0101
         (k)
```

156 = 0001 0101 0110

 $36 = 100100_2 6$ bits binary, 8 bits BCD

44 = 101100₂ 6 bits binary, 8 bits BCD 57 = 111001₂ 6 bits binary, 8 bits BCD 69 = 1000101₂ 7 bits binary, 8 bi

 $10 = 1010_{\circ}$

 $13 = 1101_{2}^{2}$

 $18 = 10010_{2}$

21 = 10101₂

25 = 11001

98 = 1100010

125 = 1111101

156 = 10011100

(1)

(a) (b)

(C)

(d)

(e)

(f)

(g) (h) (i)

(j)

(k)

(1)

46.

4 bits binary, 8 bits BCD

4 bits binary, 8 bits BCD

5 bits binary, 8 bits BCD

5 bits binary, 8 bits BCD

5 bits binary, 8 bits BCD

7 bits binary, 8 bits BCD 7 bits binary, 8 bits BCD 7 bits binary, 12 ibts BCD 8 bits binary, 12 bits BCD

http://ebook29.blogspot.com

```
47.
             104 = 0001 0000 0100
       (a)
       (b)
             128 = 0001 0010 1000
       (C)
             132 = 0001 \ 0011 \ 0010
             150 = 0001 0101 0000
       (d)
             186 = 0001 1000 0110
       (e)
       (f)
             210 = 0010 \ 0001 \ 0000
       (g)
             359 = 0011 0101 1001
             547 = 0101 0100 0111
       (h)
       (i)
             1051 = 0001 0000 0101 0001
48.
             0001 = 1
                                                0110 = 6
       (a)
                                         (b)
       (C)
             1001 = 9
                                         (d)
                                                0001\ 1000 = 18
             0001\ 1001 = 19
                                         (f)
                                                0011 \ 0010 = 32
       (e)
       (g)
             0100 \ 0101 = 45
                                         (h)
                                               1001\ 1000 = 98
             1000\ 0111\ 0000\ =\ 870
       (i)
49.
       (a)
             1000\ 0000 = 80
             0010 \ 0011 \ 0111 = 237
       (b)
       (C)
             0011 \ 0100 \ 0110 = 346
             0100 \ 0010 \ 0001 = 421
       (d)
             0111 \ 0101 \ 0100 = 754
       (e)
       (f)
             1000\ 0000\ 0000 = 800
             1001 \ 0111 \ 1000 = 978
       (g)
             0001 0110 1000 0011 = 1683
       (h)
       (i)
             1001\ 0000\ 0001\ 1000\ =\ 9018
       (j)
             0110 0110 0110 0111 = 6667
50.
                                                            (C)
       (a)
                 0010
                               (b)
                                         0101
                                                                      0111
             + 0001
                                                                  + 0010
                                     + 0011
                 0011
                                         1000
                                                                      1001
       (d)
                                                           (f)
                 1000
                              (e)
                                         00011000
                                                                      01100100
             + 0001
                                     + 00010001
                                                                  + 00110011
                 1001
                                         00101001
                                                                      10010111
       (g)
                 01000000
                               (h)
                                         10000101
             + 01000111
                                     + 01000111
                 10000111
                                         10000111
```

http://ebook29.blogspot.com

51. (a)
$$\begin{array}{c} 1000 \\ +0110 \\ \hline 11 & inval \\ +0110 \\ \hline 00010100 \\ \end{array}$$
 (b)
$$\begin{array}{c} 0111 \\ +0101 \\ \hline 1100 & inval \\ \hline +0110 \\ \hline 00010010 \\ \end{array}$$

(c)
$$\begin{array}{c} 1001 & 1001 \\ +1000 & +011 \\ \hline 100 & inval \\ +0110 & +0110 \\ \hline 00010111 & 00010110 \\ \end{array}$$

(e)
$$\begin{array}{c} 00100101 \\ +00100111 \\ \hline 010011 & inval \\ \hline +0110 \\ \hline 01010010 & 000100001001 \\ \end{array}$$

52. (a)
$$4 + 3$$
 0100 $+ 0011$ 0111

(b)
$$5 + 2 \\
0101 \\
+ 0010 \\
\hline
0111$$

$$\begin{array}{c} \text{(c)} & 6 + 4 \\ & 0110 \\ & + 0100 \\ \hline & 1010 \\ & + 0110 \\ \hline & 00010000 \end{array}$$

$$\begin{array}{r} \text{(d)} & 17 + 12 \\ & 00010111 \\ & + 00100010 \\ \hline & 00101001 \end{array}$$

(e)
$$28 + 23$$
 00101000
 $+00100011$
 01001011
 -01010001

$$(g) \qquad \begin{array}{r} 113 + 101 \\ 000100010011 \\ + 000100000001 \\ \hline 001000010100 \end{array}$$

Section 2-11 Digital Codes

The Gray code makes only one bit change at a time when going from one number in the sequence to the next number. 53. Gray for $1111_{2} = 1000$

Gray for $0000_{2}^{2} = 0000$

Gray 1 1 1

1 Gray

57.

56. (a)
$$1 \rightarrow 00110001$$

(b)
$$3 \rightarrow 00110011$$

(c)
$$6 \rightarrow 00110110$$
 00110010010000

(d) 10
$$\rightarrow$$

(e)
$$18 \rightarrow 0011000100111000$$

(f)
$$29 \rightarrow 0011001000111001$$

(g)
$$56 \rightarrow 0011010100110110$$

(h)
$$75 \rightarrow 0011011100110101$$

(i)
$$107 \rightarrow 001100010011000000110111$$

(a) $0011000 \rightarrow CAN$ (b) 1

(b)
$$1001010 \to J$$

(c)
$$0111101 \rightarrow =$$

(d)
$$0100011 \rightarrow #$$

(e)
$$0111110 \rightarrow >$$

(f)
$$1000010 \rightarrow B$$

58.	1001000 H	1100101	1101100 e #	1101100	1101111 1		0100000 1	0
	1001000 H	1101111	1110111	0100000	1100001 w	1110010 #	1100101	a
	0100000 #	1111001	е 1101111 У	1110101	0111111 o	u		?
59.	1001000 48	1100101	1101100 65	1101100 6C	1101111	0101110 6C	0100000 6F	
	2E 1001000 48	20 1101111	1110111 6F	0100000 77	1100001	1110010 20	1100101 61	
	72 0100000 20	65 1111001	1101111 79	1110101 6F	0111111	75	3F	
60.	30 INPUT	А, В						
		3 0 SP I N P U T SP A	0110011 0110000 0100000 1001001 1001110 1010000 1010101 0100000 1000001 0101100 1000010	33 ₁₆ 30 ₁₆ 20 ₁₆ 49 ₁₆ 4E ₁₆ 50 ₁₆ 55 ₁₆ 54 ₁₆ 20 ₁₆ 41 ₁₆ 2C ₁₆ 42 ₁₆				

Section 2-12 Error Detection and Correction Codes

- **61.** Code (b) 011101010 has five 1s, so it is in error.
- 62. Codes (a) 11110110 and (c) 01010101010101010 are in error because they have an even number of 1s.
- **63.** (a) 1 10100100 (b) 0 00001001 (c) 1 11111110

64.
$$d = 4$$

 $2^{p} \ge d + p + 1$
 $2^{3} = 4 + 3 + 1 = 8$
 $p = 3$
parity = even

Bit Designation	$P_{_1}$	P_{2}	$D_{_1}$	P_{3}	D_{2}	$D_{_3}$	$D_{\scriptscriptstyle A}$
Bit Position	1	2	3	4	5	6	7
Binary Position Number	001	010	011	100	101	110	111
Data Bits (D_n)			1		1	0	0
Parity Bits (P _n)	0	1		1			

- P_{1} checks bit positions 1, 3, 5, and 7. $P_{1} = 0$
- $P_{\rm 2}$ checks bit positions 2, 3, 6, and 7. $P_{\rm 2}$ = 1
- P_{3} checks bit positions 3, 5, 6, and 7. P_{3} = 1

The combined code is 0111100.

65.
$$d = 5$$

 $2^{p} \ge d + p + 1$
 $2^{4} = 5 + 4 + 1 = 10$
 $p = 4$
parity = odd

Bit Designation Bit Position Binary Position Number	P ₁ 1 0001	P ₂ 2 0010	D ₁ 3 0011	P ₃ 4 0100	D ₂ 5 0101	D ₃ 6 0110	D ₄ 7 0111	P ₄ 8 1000	<i>D</i> ₅ 9 1001
Data Bits (D _n)			1		1	0	0		1
Parity Bits (P_n)	0	0		0				0	

- P_{1} checks bit positions 1, 3, 5, 7, and 9. P_{1} = 0
- P_{2} checks bit positions 2, 3, 6, and 7. P_{2} = 0
- $P_{\rm 3}$ checks bit positions 4, 5, 6, and 7. $P_{\rm 3}$ = 0
- P_4 checks bit positions 8 and 9. P_4 = 0

The combined code is 001010001.

66. (a) Even parity

	P ₁ 001	P ₂ 010	D ₁ 011	P ₃ 100	D ₂ 101	D ₃ 110	D ₄ 111	Check result (0 good, 1 bad)
P ₁ checks 1, 3, 5, 7 P ₂ checks 2, 3, 6, 7	1 1 1	1 <u>1</u> 1	1 1 1	0 0 <u>0</u>	1 1 1	0 <u>0</u> <u>0</u>	<u>0</u>	1 (LSB) 0 1
P ₃ checks 4, 5, 6, 7								

The error position code is 101. The corrected code is 1110000.

(b) Even parity

	P ₁ 001	P ₂ 010	D ₁ 011	P ₃ 100	$\frac{D_{_{2}}}{101}$	D ₃ 110	$D_{_4}$ 111	Check result (0 good, 1 bad)
P ₁ checks 1, 3, 5, 7 P ₂ checks 2, 3, 6, 7 P ₃ checks 4, 5, 6, 7	1 1 1	0 <u>0</u> 0	<u>0</u>	0 0 <u>0</u>	1 1 1	1 <u>1</u> <u>1</u>	1 1 1	1 (LSB) 0 1

The error position code is 101. The corrected code is 1000011.

67. (a) Odd parity

	P ₁ 000 1	P ₂ 001 0	D ₁ 001 1	P ₃ 010 0	$\begin{array}{c} D_{_2} \\ 010 \\ 1 \end{array}$	$\begin{array}{c} D_{_3} \\ 011 \\ 0 \end{array}$	$\begin{matrix}D_{_4}\\011\\1\end{matrix}$	$\begin{array}{c} P_{_4} \\ 100 \\ 0 \end{array}$	D ₅ 100 1	Check result (0 good, 1 bad)
P ₁ checks 1, 3, 5, 7, 9 P ₂ checks 2, 3, 6, 7 P ₃ checks 4, 5, 6, 7 P ₄ checks 8, 9	<u>1</u> 1 1	1 <u>1</u> 1	0000	1 1 1 1	0000	0000	0000	1 1 1 <u>1</u>	1 1 1 1	1 (LSB) 0 0 1

The error position code is 1001. The corrected code is ${\bf 110100010}$.

(b) Odd parity

	P ₁ 000 1	P ₂ 001 0	D ₁ 001 1	P ₃ 010 0	D ₂ 010 1	D ₃ 011 0	D ₄ 011 1	P ₄ 100 0	D ₅ 100 1	Check result (0 good, 1 bad)
P ₁ checks 1, 3, 5, 7, 9 P ₂ checks 2, 3, 6, 7	1 1 1	0000	0000	0 0 0	0000	1 <u>1</u> 1	1 1 1	0 0 0	1 1 1 1	0 (LSB) 1 1 0
P_3 checks 4, 5, 6, 7 P_4 checks 8, 9										


The error position code is 0110. The corrected code is 100000101.

CHAPTER 3

LOGIC GATES

Section 3-1 The Inverter


1. See Figure 3-1.




2. B: LOW, C: HIGH, D: LOW, E: HIGH, F: LOW

Section 3-2 The AND Gate


3. See Figure 3-2.




4. See Figure 3-3.



5. See Figure 3-4.



6. See Figure 3-5.




Section 3-3 The OR Gate


7. See Figure 3-6

A


В

X






10. See Figure 3-9.




Section 3-4 The NAND Gate


11. See Figure 3-10.




12. See Figure 3-11.



13. See Figure 3-12.




14. See Figure 3-13.




Section 3-5 The NOR Gate


15. See Figure 3-14.




16. See Figure 3-15.



17. See Figure 3-16.



18. See Figure 3-17.




Section 3-6 The Exclusive-OR and Exclusive-NOR Gates

19. The output of the XOR gate is HIGH only when one input is HIGH. The output of the OR gate is HIGH any time one or more inputs are HIGH.


$$XOR = A\overline{B} + \overline{A}B$$

$$OR = A + B$$


20. See Figure 3-18.



21. See Figure 3-19.



22. See Figure 3-20.



Section 3-7 Programmable Logic

- 23. $X_1 = \overline{AB}$ $X_2 = \overline{AB}$ $X_3 = \overline{AB}$
- **24.** $X_1 = \overline{ABC}$

Row 1: blow $A, B, \overline{B}, C, \text{and } \overline{C}$ column fuses

Row 2: blow $A, \overline{A}, \overline{B}, C, \text{ and } \overline{C}$ column fuses

Row 3: blow $A, \overline{A}, B, \overline{B}, \text{ and } \overline{C}$ column fuses

 $X_2 = AB\overline{C}$

Row 4: blow \overline{A} , B, \overline{B} , C, and \overline{C} column fuses

Row 5: blow $A, \overline{A}, \overline{B}, C, \text{ and } \overline{C} \text{ column fuses}$

Row 6: blow $A, \overline{A}, B, \overline{B}$, and C column fuses

 $X_2 = \overline{A}B\overline{C}$

Row 7: blow $A, B, \overline{B}, C, \text{ and } \overline{C} \text{ column fuses}$

Row 8: blow $A, \overline{A}, \overline{B}, C, \text{ and } \overline{C} \text{ column fuses}$


Row 9: blow $A, \overline{A}, B, \overline{B}, \text{ and } C \text{ column fuses}$

Section 3-8 Fixed-Function Logic

25. The power dissipation of CMOS increases with frequency.

- $P = \left(\frac{I_{\text{CCH}} + I_{\text{CCL}}}{2}\right)V_{\text{CC}} = \left(\frac{1.6 \text{ mA} + 4.4 \text{ mA}}{2}\right)5.5 \text{ V} = 16.5 \text{ mW}$ (a) 26.

 - $\begin{array}{lllll} V_{\rm OH\,(min)} & = 2.7 & {\rm V} \\ t_{\rm pLH} & = & T_{\rm PHL} & = 15 & {\rm ns} \\ V_{\rm OL} & = & 0.4 & {\rm V} & ({\rm max}) \end{array}$ (C)
 - (d)
 - $^{\circ}$ $^{\circ}$
- 27. See Figure 3-21.



- 28. Gate A can be operated at the highest frequency because it has shorter propagation delay times than Gate B.
- $P_{D} = V_{CC}I_{C} = (5 \text{ V})(4 \text{ mA}) = 20 \text{ mW}$ 29.
- $I_{CCH} = 4 \text{ mA}; P_D = (5 \text{ V}) (4 \text{ mA}) = 20 \text{ mW}$ 30.

Section 3-9 Troubleshooting

- 31. NAND gate OK (a)
 - AND gate faulty (b)
 - (C) NAND gate faulty
 - (d) NOR gate OK
 - XOR gate faulty (e)
 - (f) XOR gate OK
- 32. (a)
- NAND gate faulty. Input A open. NOR gate faulty. Input B shorted to ground. (b)
 - (C) NAND gate OK
 - (d) XOR gate faulty. Input A open.
- 33. The gate does not respond to pulses on either input when the other input is HIGH. It is unlikely that both inputs are open. The most probable fault is that the output is stuck in the LOW state (shorted to ground, perhaps) although it could be open.
 - (b) Pin 4 input or pin 6 output internally open.
- The timer input to the AND gate is open. Check for 30-second HIGH level on this input when ignition is turned on.
- An open seat-belt input to the AND gate will act like a constant HIGH just as if the seat belt were unbuckled.

36. Two possibilities: An input stuck LOW or the output stuck HIGH.

Special Design Problems

37. See Figure 3-22.






FIGURE 3-22


38. See Figure 3-23.



39. Add an inverter to the Enable input line of the AND gate as shown in Figure 3-24.



40. See Figure 3-25.



41. See Figure 3-26.




FIGURE 3-

42. See Figure 3-27.





FIGURE 3-

43. See Figure 3-28.

FIGURE 3-



Multisim Troubleshooting Practice

- 44. Input A shorted to output.
- 45. Inputs shorted together.
- 46. No fault.
- 47. Output open.

CHAPTER 4

BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION

Section 4-1 Boolean Operations and Expressions

- 1. X = A + B + C + DThis is an OR configuration.
- $\mathbf{2.} \qquad Y = ABCDE$
- 3. $X = \overline{A} + \overline{B} + \overline{C}$
- **4.** (a) 0 + 0 + 1 = 1 (b) 1 + 1 + 1 = 1
 - (c) $1 \cdot 0 \cdot 0 = 1$
- (d) $1 \cdot 1 \cdot 1 = 1$
- (e) $1 \cdot 0 \cdot 1 = 0$
- (f) $1 \cdot 1 + 0 \cdot 1 \cdot 1 = 1 + 0 = 1$
- 5. (a) AB = 1 when A = 1, B = 1
 - (b) ABC = 1 when A = 1, B = 0, C = 1
 - (c) A + B = 0 when A = 0, B = 0
 - (d) $\overline{A} + B + \overline{C} = 0$ when A = 1, B = 0, C = 1
 - (e) A+B+C=0 when A=1, B=1, C=0
 - (f) $\overline{A} + B = 0$ when A = 1, B = 0
 - (g) ABC = 1 when A = 1, B = 0, C = 0
- **6.** (a) X = (A + B)C + B

A	В	С	A +	(A + B) C	X
			В		
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	1	0	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	1	1

(b)
$$X = (\overline{A+B})C$$

А	В	С	$\overline{A+B}$	X	
0	0	0	1	0	
0	0	1	1	1	
0	1	0	0	0	
0	1	1	0	0	
1	0	0	0	0	
1	0	1	0	0	
1	1	0	0	0	
1	1	1	0	0	

(c)
$$X = A\overline{B}C + AB$$

А	В	C	$A\overline{B}C$	AB	X
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0

0
1
1
1

(d)
$$X = (A + B)(\overline{A} + B)$$

А	В	A + B	$\overline{A} + B$	X
0	0	0	1	0
0	1	1	1	1
1	0	1	0	0
1	1	1	1	1

(e)
$$X = (A + BC)(\overline{B} + \overline{C})$$

А	В	С	A + BC	$\overline{B} + \overline{C}$	X
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	1	1	1
1	1	1	1	0	0

Section 4-2 Laws and Rules of Boolean Algebra

- 7. (a) Commutative law of addition
 - (b) Commutative law of multiplication
 - (c) Distributive law
- 8. Refer to Table 4-1 in the textbook.
 - (a) Rule 9: $\overline{A} = A$
 - (b) Rule 8: AA = 0 (applied to 1st and 3rd terms)
 - (c) Rule 5: A + A = A
 - (d) Rule 6: A + A = 1
 - (e) Rule 10: A + AB = A
 - (f) Rule 11: A + AB = A + B (applied to 1st and 3rd terms)

Section 4-3 DeMorgan's Theorems

9. (a)
$$\overline{A + B} = \overline{AB} = \overline{AB}$$

(b)
$$\overline{AB} = \overline{A} + \overline{B} = A + \overline{B}$$

(c)
$$\overline{A+B+C} = \overline{A}\overline{B}\overline{C}$$

(d)
$$\overline{ABC} = \overline{A} + \overline{B} + \overline{C}$$

(e)
$$\overline{A(B+C)} = \overline{A} + \overline{(B+C)} = \overline{A} + \overline{BC}$$

(f)
$$\overline{AB} + \overline{CD} = \overline{A} + \overline{B} + \overline{C} + \overline{D}$$

(g)
$$\overline{AB + CD} = \overline{(AB)(CD)} = (\overline{A} + \overline{B})(\overline{C} + \overline{D})$$

(h)
$$\overline{(A+B)(C+D)} = \overline{A+B} + \overline{C+D} = \overline{AB} + C\overline{D}$$

10. (a)
$$\overline{AB(C+D)} = \overline{AB} + \overline{(C+D)} = \overline{A} + B + \overline{C}D$$

(b)
$$\overline{AB(CD+EF)} = \overline{AB} + \overline{(CD+EF)} = \overline{A} + \overline{B} + \overline{(CD)}\overline{(EF)}$$

= $\overline{A} + \overline{B} + \overline{(C} + \overline{D})\overline{(E} + \overline{F})$

(c)
$$(A + \overline{B} + C + \overline{D}) + ABC\overline{D} = \overline{A}B\overline{C}D + \overline{A} + \overline{B} + \overline{C} + D$$

(d)
$$(\overline{A} + B + C + D)(\overline{ABCD}) = (\overline{ABCD})(\overline{A} + B + C + \overline{D})$$
$$= \overline{ABCD} + \overline{\overline{A} + B + C + \overline{D}} = \overline{A} + B + C + D + A\overline{BCD}$$

(e)
$$\overline{AB}(CD + \overline{EF})(\overline{AB} + \overline{CD}) = \overline{AB} + (CD + \overline{EF}) + (\overline{AB} + \overline{CD})$$

$$= AB + (\overline{CD})(\overline{EF}) + (\overline{AB})(\overline{CD})$$

$$= AB + (\overline{C} + \overline{D})(E + \overline{F}) + ABCD$$

11. (a)
$$(\overline{ABC})(\overline{EFG}) + (\overline{HIJ})(\overline{KLM}) = \overline{ABC} + \overline{EFG} + \overline{HIJ} + \overline{KLM}$$
$$= \overline{ABC} + \overline{EFG} + \overline{HIJ} + \overline{KLM} = (\overline{ABC})(\overline{EFG})(\overline{HIJ})(\overline{KLM})$$
$$= (\overline{A} + \overline{B} + \overline{C})(\overline{E} + \overline{F} + \overline{G})(\overline{H} + \overline{I} + \overline{J})(\overline{K} + \overline{L} + \overline{M})$$

(b)
$$(A + \overline{BC} + CD) + \overline{BC} = \overline{A}(\overline{BC})(\overline{CD}) + BC = \overline{A}(\overline{BC})(\overline{CD}) + BC$$

$$= \overline{ABC}(\overline{C} + \overline{D}) + BC = \overline{ABC} + \overline{ABCD} + BC = \overline{ABC}(1 + \overline{D}) + BC$$


$$= \overline{ABC} + BC$$

(c)
$$(\overline{A+B})(\overline{C+D})(\overline{E+F})(\overline{G+H})$$


$$= (\overline{A+B})(\overline{C+D})(\overline{E+F})(\overline{G+H}) = \overline{ABCDEFGH}$$

Section 4-4 Boolean Analysis of Logic Circuits

- 12. (a) AB = X
 - (b) A = X
 - (C)
 - A + B = X A + B + C = X(d)
- 13. See Figure 4-1.



15. See Figure 4-3.



16.

0	0	0
0	1	1
1	0	1
1	1	1

(c)
$$X = AB + BC$$

A	В	С	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
-1	1	1	-

$$(d) X = (A + B) C$$

A	В	С	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

(e)
$$X = (A+B)(\overline{B}+C)$$

A	В	С	A + B	$\overline{B} + C$	X
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	1	1
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	1	0	0
1	1	1	1	1	1

Section 4-5 Simplification Using Boolean Algebra

17. (a)
$$A(A+B) = AA + BB = A + AB = A(1 + B) = A$$

(b)
$$A(\overline{A} + AB) = A\overline{A} + AAB = 0 + AB = AB$$

(c)
$$BC + \overline{B}C = C(B + \overline{B}) = C(1) = C$$

(d)
$$A(A + \overline{A}B) = AA + A\overline{A}B = A + (0)B = A + 0 = A$$

(e)
$$A\overline{B}C + \overline{A}BC + \overline{A}\overline{B}C = A\overline{B}C + \overline{A}C(B + \overline{B}) = A\overline{B}C + \overline{A}C(1)$$

= $A\overline{B}C + \overline{A}C = C(\overline{A} + A\overline{B}) = C(\overline{A} + \overline{B}) = \overline{A}C + \overline{B}C$

18. (a)
$$(A+\overline{B})(A+C) = AA + AC + A\overline{B} + \overline{B}C = A + AC + A\overline{B} + \overline{B}C$$
$$= A(1+C+\overline{B}) + \overline{B}C = A(1) + \overline{B}C = A + \overline{B}C$$

(b)
$$\overline{AB} + \overline{ABC} + \overline{ABCD} + \overline{ABCDE} = \overline{AB}(1 + \overline{C} + CD + \overline{CDE}) = \overline{AB}(1)$$

= \overline{AB}

(c)
$$AB + \overline{ABC} + A = AB + (\overline{A} + \overline{B})C + A = AB + \overline{AC} + \overline{BC} + A$$
$$A(B+1) + \overline{AC} + \overline{BC} = A + \overline{AC} + \overline{BC} = A + C + \overline{BC} = A + C(1 + \overline{B})$$
$$= A + C$$

(d)
$$(A + \overline{A})(AB + AB\overline{C}) = AAB + AAB\overline{C} + \overline{A}AB + \overline{A}AB\overline{C}$$
$$= AB + AB\overline{C} + 0 + 0 = AB(1 + \overline{C}) = AB$$

(e)
$$AB + (\overline{A} + \overline{B})C + AB = AB + \overline{A}C + \overline{B}C + AB = AB + (\overline{A} + \overline{B})C$$

= $AB + \overline{AB}C = AB + C$

19. (a)
$$BD + B(D+E) + \overline{D}(D+F) = BD + BD + BE + \overline{D}D + \overline{D}F$$

= $BD + BE + 0 + \overline{D}F = BD + BE + \overline{D}F$

(b)
$$\overline{ABC} + (\overline{A} + \overline{B} + \overline{C}) + \overline{ABCD} = \overline{ABC} + \overline{ABC} + \overline{ABCD} = \overline{ABC} + \overline{ABCD}$$

= $\overline{AB}(C + \overline{CD}) = \overline{AB}(C + D) = \overline{ABC} + \overline{ABD}$

(c)
$$(B+BC)(B+\overline{BC})(B+D) = B(1+C)(B+C)(B+D)$$

= $B(B+C)(B+D) = (BB+BC)(B+D) = (B+BC)(B+D)$
= $B(1+C)(B+D) = B(B+D) = BB+BD = B+BD = B(1+D) = B$


(d)
$$ABCD + AB(\overline{CD}) + (\overline{AB})CD = ABCD + AB(\overline{C} + \overline{D}) + (\overline{A} + \overline{B})CD$$

= $ABCD + AB\overline{C} + AB\overline{D} + \overline{A}CD + \overline{B}CD$
= $CD(AB + \overline{A} + \overline{B}) + AB\overline{C} + AB\overline{D} = CD(B + \overline{A} + \overline{B}) + AB\overline{C} + AB\overline{D}$
= $CD(1 + \overline{A}) + AB\overline{C} + AB\overline{D} = CD + AB\overline{C} + AB\overline{D} = CD + AB(\overline{CD}) = CD + AB$

(e)
$$ABC[AB + \overline{C}(BC + AC)] = ABABC + ABC\overline{C}(BC + AC)$$


= $ABC + O(BC + AC) = ABC$

- ${f 20.}$ First develop the Boolean expression for the output of each gate network and simplify.
 - (a) See Figure 4-4.




 $= \overline{B}(A+C) + ACD = A\overline{B} + \overline{B}C + AC\overline{D}$

(b) See Figure 4-5.




(c) See Figure 4-6.



tion is possible.

(d) See Figure 4-7.



 $X = A\overline{B} + AC\overline{D}$ No further simplification is possible.

Section 4-6 Standard Forms of Boolean Expressions

21. (a)
$$(A+B)(C+\overline{B}) = AC+BC+B\overline{B}+A\overline{B} = AC+BC+A\overline{B}$$

(b)
$$(A + \overline{B}C)C = AC + \overline{B}CC = AC + \overline{B}C$$

(c)
$$(A + C)(AB + AC) = AAB + AAC + ABC + ACC = AB + AC + ABC + ACC$$

= $(AB + AC)(1 + C) = AB + AC$

22. (a)
$$AB + CD(\overline{AB} + CD) = AB + \overline{ABCD} + CDCD = AB + \overline{ABCD} + CD$$

= $AB(\overline{AB} + 1)CD = AB + CD$

(b)
$$AB(\overline{BC} + BD) = AB\overline{BC} + ABBD = 0 + ABD = ABD$$

(c)
$$A + B[AC + (B + \overline{C})D] = A + ABC + (B + \overline{C})BD$$
$$= A + ABC + BD + B\overline{C}D = A(1 + BC) + BD + B\overline{C}D = A + BD(1 + \overline{C})$$
$$= A + BD$$

- 23. (a) The domain is A, B, C

 The standard SOP is: $\overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC}$
 - (b) The domain is A, B, C The standard SOP is: $ABC + \overline{ABC} + \overline{ABC}$
 - (c) The domain is A, B, C The standard SOP is: $ABC + AB\overline{C} + A\overline{B}C$

24. (a)
$$AB + CD = ABCD + ABCD + ABCD + ABCD + \overline{ABCD} + \overline{ABCD$$

(b)
$$ABD = ABCD + ABCD$$

(c)
$$A + BD = A\overline{BCD} + A\overline{BCD}$$

25. (a)
$$A\overline{BC} + A\overline{BC} + ABC + \overline{ABC}$$
: 101 + 100 + 111 + 011

(b)
$$ABC + ABC + ABC : 111 + 101 + 001$$

(c)
$$ABC + ABC + ABC : 111 + 110 + 101$$

26. (a)
$$ABCD + ABC\overline{D} + AB\overline{C}D + AB\overline{C}D + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} :$$
 1111 + 1110 + 1101 + 1100 + 0011 + 0111 + 1011

(b)
$$ABCD + ABCD$$
: 1111 + 1101

(c)
$$A\overline{BCD} + A\overline{BCD} + A\overline{BCD} + A\overline{BCD} + A\overline{BCD} + AB\overline{CD} = 1000 + 1001 + 1010 + 1011 + 1100 + 1101 + 1110 + 1111 + 0101 + 1100 + 1101 + 1110 + 1111 + 0101 + 1110 + 1111 + 0101 + 1110 + 1111 + 0101 + 1110 + 1111 + 0101 + 1110 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 1111 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 + 0101 +$$

0111

27. (a)
$$(A+B+C)(A+B+\overline{C})(A+\overline{B}+C)(\overline{A}+\overline{B}+C)$$

(b)
$$(A+B+C)(A+\overline{B}+C)(A+\overline{B}+\overline{C})(\overline{A}+B+C)(\overline{A}+\overline{B}+C)$$

(c)
$$(A+B+C)(A+B+\overline{C})(A+\overline{B}+C)(A+\overline{B}+\overline{C})(\overline{A}+B+C)$$

28. (a)
$$(A+B+C+D)(A+B+C+\overline{D})(A+B+\overline{C}+D)(A+\overline{B}+C+D)(A+\overline{B}+C+\overline{D})$$

(b)
$$(A+\overline{B}+\overline{C}+D)(\overline{A}+B+C+D)(\overline{A}+B+C+\overline{D})(\overline{A}+B+\overline{C}+D)$$

$$(A+B+C+D)(A+B+C+\overline{D})(A+B+\overline{C}+D)(A+B+\overline{C}+\overline{D})$$

$$(A+\overline{B}+C+D)(A+\overline{B}+C+\overline{D})(A+\overline{B}+\overline{C}+D)(A+\overline{B}+\overline{C}+\overline{D})(\overline{A}+B+C+D)$$

$$(\overline{A}+B+C+\overline{D})(\overline{A}+B+\overline{C}+D)(\overline{A}+B+\overline{C}+\overline{D})(\overline{A}+\overline{B}+C+D)(\overline{A}+\overline{B}+C+D)$$
(c)
$$(A+B+C+D)(A+B+C+\overline{D})(A+B+\overline{C}+D)(A+B+\overline{C}+\overline{D})$$

$$(A+B+C+D)(A+B+C+D)(A+B+\overline{C}+D)$$

Section 4-7 Boolean Expressions and Truth Tables

29. (a)

A	В	С	X
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

(b)

X	Y	Z	Q
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

30. (a)

A	В	С	D	X
0	0	0	0	1
0	0	0 0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1 1 1 0	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	1	1 0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1	1 0 0 0 1 1 0 0 0 0
1	1	1	0	0
1	1	1	1	0

(b)

W	X	Y	Z	Q
0 0 0 0 0 0 0 0 1 1 1 1 1	0	0	0 1 0 1 0 1 0 1 0 1	Q 0 0 0 0 0 0 0 0 1 0 0 1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	0 0 1 1 1 0 0 0 0 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0	1	1
1	1	1	0	1
1	1	1	1	1

31. (a)
$$\overline{AB} + AB\overline{C} + \overline{AC} + A\overline{BC} = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

(b)
$$\overline{X} + Y\overline{Z} + WZ + X\overline{Y}Z = \overline{W}\overline{X}\overline{Y}\overline{Z} + \overline{W}\overline{X}\overline{Y}Z + \overline{W}\overline{X}Y\overline{Z} + \overline{W}\overline{X}YZ$$
$$+ \overline{W}\overline{X}\overline{Y}Z + \overline{W}\overline{X}Y\overline{Z} + W\overline{X}\overline{Y}Z + W\overline{X}\overline{Y}Z + W\overline{X}\overline{Y}Z$$
$$+ W\overline{X}Y\overline{Z} + W\overline{X}YZ + W\overline{X}YZ + WXY\overline{Z} + WXYZ$$

A	В	С	X
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

W	X	Y	Z	Q
0	0	0	0	1 1 0 1 0 1 1 1 0 1 1 1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 1 1 1 0 0 0 0	0 1 1 0 0 1 1 0 0 1 1 0	1 0 1 0 1 0 1 0 1 0 1	1
1	1	1		1
1	1	1	1	1

32. (a)

A	В	C	X
0	0	0	0
0	0	1	1
0	1	0	0
0	1 0	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

(b)

A	В	С	D	X
0	0	0	0	1
0	0	0		1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1	0 0 1 1 1 0 0 0 0	0 0 1 1 0 0 1 1 0 0 0 1 1 0 0	1 0 1 0 1 0 1 0 1 0 1	1 1 1 1 0 0 1 1 0 0 1 1 1 1
1	1	1	0	1
1	1	1	1	1

33. (a)

A	В	С	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

(k

A	В	С	D	X
0	0		0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 1 1 1 0 0 0	0 0 1 1 0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1	1 0 1 1 0 0 0 0 1 1 1 1 1 1
1	1	1	0	1
1	1	1	1	1

34. (a)
$$X = \overline{ABC} + A\overline{BC} + A\overline{BC} + ABC$$

$$X = (A+B+C)(A+\overline{B}+C)(A+\overline{B}+\overline{C})(\overline{A}+\overline{B}+C)$$

(b)
$$X = AB\overline{C} + A\overline{B}C + ABC$$

$$X = (A+B+C)(A+B+\overline{C})(A+\overline{B}+C)(A+\overline{B}+\overline{C})(\overline{A}+B+C)$$

(c)
$$X = \overline{ABCD} + \overline{ABCD}$$

$$X = (A+B+\overline{C}+D)(A+\overline{B}+C+D)(A+\overline{B}+\overline{C}+\overline{D})(\overline{A}+B+C+D)(\overline{A}+B+\overline{C}+D)$$
$$(\overline{A}+B+\overline{C}+\overline{D})(\overline{A}+\overline{B}+C+\overline{D})(\overline{A}+\overline{B}+\overline{C}+D)(\overline{A}+\overline{B}+\overline{C}+\overline{D})$$

(d)
$$X = \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + A\overline{BCD} + A\overline{BCD} + A\overline{BCD}$$


$$X = (A+B+C+D)(A+B+C+\overline{D})(A+B+\overline{C}+\overline{D})(A+\overline{B}+\overline{C}+D)(\overline{A}+B+C+D)$$

$$(\overline{A} + B + C + \overline{D})(\overline{A} + B + \overline{C} + D)(\overline{A} + \overline{B} + C + \overline{D})(\overline{A} + \overline{B} + \overline{C} + D)$$

Section 4-8 The Karnaugh Map


35. See Figure 4-8.

- 36. See Figure 4-9.
- 37. See Figure 4-10.



AB C	D ₀₀	01	11	10
00	0000	0001	0011	0010
01	0100	0101	0111	0110
11	1100	1101	1111	1110
10	1000	1001	1011	1010

FIGURE 4-9




Secu


38. See Figure 4-



ugh

(b)
$$X = AC(\overline{B} + C) = AC + A\overline{BC}$$





(c)
$$X = \overline{A(BC + BC)} + A(BC + BC)$$




$$= \overline{ABC} + \overline{ABC} + ABC + AB\overline{C}$$

$$AB \qquad 00$$

$$01 \qquad 1 \qquad 1$$


$$11 \qquad 10 \qquad 1$$

X = B




39. See Figure 4

FIGURE 4-11 (b) $X = AC[\overline{B} + B(B + \overline{C})]$




(a) $X = \overline{A} \overline{B} \overline{C} + A \overline{B} C + \overline{A} B C + A B \overline{C}$




X = AC

No simplification

10





$$X = \overline{DF} + \overline{EF}$$

40. (a)
$$AB + A\overline{B}C + ABC = AB(C + \overline{C}) + A\overline{B}C + ABC$$

$$= ABC + AB\overline{C} + A\overline{B}C + ABC$$

$$= ABC + ABC + ABC$$


(b)
$$A + BC = A(B + \overline{B})(C + \overline{C}) + (\overline{A} + A)BC = (AB + A\overline{B})(C + \overline{C}) + (\overline{A} + A)BC$$
$$= ABC + AB\overline{C} + A\overline{B}C + A\overline{B}C + \overline{A}BC + \overline{A}BC + ABC$$
$$= ABC + AB\overline{C} + A\overline{B}C + \overline{A}BC + \overline{A}BC$$

(c)
$$A\overline{BCD} + AC\overline{D} + B\overline{CD} + \overline{ABCD}$$


= $A\overline{BCD} + A(B+\overline{B})CD + (A+\overline{A})B\overline{CD} + \overline{ABCD} =$
= $A\overline{BCD} + ABC\overline{D} + ABC\overline{D} = AB\overline{CD} + \overline{ABCD} + \overline{ABCD}$

$$(d) \qquad A\overline{B} + A\overline{BCD} + CD + B\overline{CD} + ABCD \\ = A\overline{B}(C + \overline{C})(D + \overline{D}) + A\overline{BCD} + (A + \overline{A})(B + \overline{B})CD + (A + \overline{A})B\overline{CD} + ABCD \\ = A\overline{BCD} + A\overline{BCD} + AB\overline{CD} + ABCD + AB\overline{CD} + ABCD + ABCD + ABCD + ABCD \\ + \overline{ABCD} + AB\overline{CD} + \overline{ABCD} +$$


41. See Figure 4-13.



42.




43. Plot the 1's from Figure 4-62 in the text on the map as shown in Figure 4-15 and simplify.



44. Plot the 1's from F: Figure 4-16 and simplify.


FIGURE 4-15

xt on the map as shown in




Section 4-10 Karnaugh Map POS Minimization


46. See Figure 4-18.




(c) $X = A(B + \overline{C})(\overline{A} + C)(A + \overline{B} + C)(\overline{A} + B + \overline{C})$



47.




 $X = (A + \overline{B} + C + \overline{D})(\overline{A} + B + \overline{C} + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})$



 $Q = (W + \overline{Z})(W + X)(\overline{Y} + \overline{Z})(X + \overline{Y})$


FIGURE 4-19

48. See Figure 4-20.



See Figure 4-49.


FIGURE 4-20



 $X = (A + C + D)(A + \overline{B} + C)(\overline{A} + B + \overline{D})$ $(B + \overline{C} + \overline{D})(\overline{A} + \overline{B} + \overline{C} + D)$


50. See Figure 4-

(a) $(A + \overline{B})(A + \overline{C})(\overline{A} + \overline{B} + C)$



 $X = AC + \overline{BC}$ X = AC + BC

(b) $(\overline{A} + B)(\overline{A} + \overline{B} + \overline{C})(B + \overline{C} + D)(A + \overline{B} + C + \overline{D})$




 $X = \overline{A} \overline{CD} + AB\overline{C} + \overline{ABD} + \overline{ABC}$

FIGURE 4-22

Section 4-11 Five-Variable Karnaugh Maps


51. See Figure 4-23.



 $X = \overline{A}\overline{B}\overline{C}\overline{D}\overline{E} + \overline{A}BC\overline{D}E + AB\overline{C}\overline{D}\overline{E} + \overline{A}\overline{B}DE + \overline{A}BD\overline{E} + \overline{B}\overline{C}DE + AB\overline{C}D$

52.

FIGURE 4-23



YZ	Z			
wx 🔪	00	01	11	10
00				
01			1	
11		1		1
10			1	
		V	= 1	

No simplification is possible


FIGURE 4-24

Section 4-12 VHDL

```
53.
                                          entity AND_OR is
                                                                                   port (A, B, C, D, E, F, G, H, I: in bit; X: out bit);
                                          end entity AND OR;
                                          architecture Logic of AND OR is
                                        begin
                                                                                   X \le (A \text{ and } B \text{ and } C) \text{ or } (D \text{ and } E \text{ and } F) \text{ or } (G \text{ and } H \text{ and } I);
                                         end architecture Logic;
54.
                                        The VHDL program:
                                          entity SOP is
                                                                                  port (A, B, C: in bit; X: out bit);
                                          end entity SOP;
                                          architecture Logic of SOP is
                                        begin
                                                                                   Y \ll (A \text{ and not } B \text{ and } C) \text{ or } (\text{not } A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B \text{ and } C) \text{ or } (A \text{ and not } B 
                                                                                                                                (A and not B and not C) or (not A and B and C);
                                          end architecture Logic;
```

Digital System Application

- 55. An LED display is more suitable for low-light conditions because LEDs emit light and LCDs do not.
- 56. The codes 1010, 1011, 1100, 1101, 1110, and 1111 correspond to nondecimal digit values and are not used in the BCD code.
- 57. The standard SOP expression for segment b is: $b = \overline{DCBA} + \overline{DCBA}$ This expression is minimized in Figure 4-25.
 There are 6 fewer gates and one fewer inverters as a result of



gspolt.com


FIGURE 4-

The standard SOP expression for segment d is:

$d = \overline{DCBA} + \overline{DCBA}$

This expression is minimized in Figure 4-27.

There are 3 fewer gates and 1 fewer inverters as a result of minimization.




$$d = D + \overline{CA} + \overline{CB} + B\overline{A} + C\overline{BA}$$

The standard expression requires seven - **FIGURE 4** - ne 7-input OR gate, and 4 inverters.

The minimum expression requires three 2-input AND gates, one 3-input AND gate, one 5-input OR gate, and 3 inverters.

FIGURE 4-27

minim



The standard expression requires four 4-input AND gates, one 4-input OR gate, and 4 inverters.

The minimum expression requires: //eb20/blogspot.com2-input OR gate, and 2 inverters.


FIGURE 4-

The standard SOP expression for segment f is:

$f = \overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA}$

This expression is minimized in Figure 4-29.

There are 3 fewer gates and 2 fewer inverters as a result of minimization.




$$f = C\overline{A} + \overline{B}\overline{A} + C\overline{B} + D$$

The standard expression requires six **FIGURE 4-** e 6-input OR gate, and 4 inverters.

The minimum expression requires three 2-input AND gates, one 4-input OR gate, and 2 inverters.

FIGURE 4-29

minimization.



$$g = \overline{C}B + B\overline{A} + C\overline{B} + D$$

The standard expression requires: **FIGURE 4-** es, one 7-input OR gate, and 4 inverters.


The minimum expression requires three 2-input AND gates, one 4-input OR gate, and 3 inverters.

Spe

FIGURE 4-30

59. connect the ox gate output for each segment to an inverter and then use the inverter output to drive the segment.


60. See Figure 4-31. The POS implementation requires one 3-input OR gate, one 4-input OR gate, one 2-input AND gate, and 2 inverters. The SOP implementation (see Figure 4-55 in text) requires two 2-input AND gates, one 4-input OR gate, and 2 inverters.



61. See Figure 4 input OR gate

FIGURE 4-31


segment *b* requires two 3-nverters.



See Figure 4-OR gate, and

FIGURE 4-32

gment c requires one 3-input



See Figure 4 input OR gate inverters.

segment d requires one 4-put AND gate, and 3

BA				
$DC \searrow 00$	01 11	10	_	
00 1	1	1		
01 0	1 0	1		
11 X	X X	X		
10 1 ht	tp!//eb % c	k 2 49.l	logspot.com	

FIGURE 4-


See Figure 4-35. The POS implementation of segment e requires one 2-input OR gate, one 2-input AND gate, and 2 inverters.

	\mathcal{L}^{BA}	1				
	DC \	00	01	11	10	.
	00	1	0	0	1	
	01	0	0	0	1	
	11	X	X	X	X	
	10	1	0	X	X	
		e – A	GURE		•	•
See Figure		3 E	JUK.		,5	
3-input OR ga	i U	-				

segment f requires two 2inverters.

B.							
DC \	00	01	11	10			
00	1	\bigcirc	0	<u>_0</u>			
01	1	1	0	1			
11	X	X	X	X			
10	1	1	K	X			
$f = (\begin{array}{c} \text{FIGURE 4-} \\ \\ \\ \end{array}) + C + \overline{A})$							
FIGURE 4-36							

See Figure 4-37. The POS implementation of segment g requires two 3-input OR gates, one 2-input AND gate, and 3 inverters.



Multisim Troubleshooting Practice


- 63. Input A inverter output open.
- 64. Input A of segment e OR gate open.
- **65.** Segment b OR gate output open.

CHAPTER 5

COMBINATIONAL LOGIC ANALYSIS


Section 5-1 Basic Combinational Logic Circuits

1. See Figure 5-1.



- **2.** (a) X =
 - (b) $X = \overline{AB} + \overline{ACD} + \overline{DBD}$
- 3. (a) X = ABB
 - (b) X = AB + B
 - (c) $X = \overline{A} + B$
 - (d) X = (A + B) + AB
 - (e) $X = \overline{A}BC$
 - (f) X = (A+B)(B+C)
- 4. See Figure 5-2 for the circuit corresponding to each expression.
 - (a) X = (A + B)(C + D) = AC + AD + BC + BD
 - (b) $X = \overline{ABC} + \overline{CD} = (\overline{ABC})(CD) = (\overline{A} + \overline{B})CCD = \overline{ACD} + \overline{BCD}$
 - (c) X = (AB + C)D + E = ABD + CD + E
 - (d) $\overline{X} = (\overline{A} + B)(\overline{BC}) + D = (\overline{A} + B)(\overline{BC}) + D = \overline{A} + B + BC + D = \overline{A} + B + D$
 - (e) $X = (\overline{AB} + \overline{C})D + \overline{E} = (AB + \overline{C})D + \overline{E} = ABD + \overline{C}D + \overline{E}$
 - $(f) X = (\overline{\overline{AB}} + \overline{\overline{CD}})(\overline{EF} + \overline{\overline{GH}}) = \overline{(AB + CD)(EF + GH)} = (\overline{AB + CD}) + (\overline{EF} + \overline{GH})$ $= (\overline{AB})(\overline{CD}) + (\overline{EF})(\overline{GH})$

 $(\overline{A} + \overline{B})(\overline{C} + \overline{D}) + (\overline{E} + \overline{F})(\overline{G} + \overline{H}) = \overline{AC} + \overline{BC} + \overline{AD} + \overline{BD} + \overline{EG} + \overline{FG} + \overline{EH} + \overline{FH}$



(b)

6. (a) X = (A + B) (C + D)CX Α В D1 1 1 1

			_	
X =	AB	C + CL)	
А	В	С	D	X
0 0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1 0
0	1	0	0	
0	1	0	1	0
0	1	1	1 0	0
0	1 1 1 0	1 1 0	1 0	0 1 0
0 0 0 1 1 1 1			0	
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1 0
1	1	0	0	
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

(d)

X =

(C) (AB + C)D +EВ С D E X А В CDEX 1 1 0 0 1

		=			_							
(e)	X =	(A.	B + C	C)D	+ <i>E</i>							
	A	В	С	D	E	X	А	В	С	D	E	X
	0	0	0	0	0	1	1	0	0	0	0	1
	0	0	0	0	1	0	1	0	0	0	1	0
	0	0	0	1	0	1	1	0	0	1	0	1
	0	0	0	1	1	1	1	0	0	1	1	1
	0	0	1	0	0	1	1	0	1	0	0	1
	0	0	1	0	1	0	1	0	1	0	1	0
	0	0	1	1	0	1	1	0	1	1	0	1
	0	0	1	1	1	0	1	0	1	1	1	0
	0	1	0	0	0	1	1	1	0	0	0	1
	0	1	0	0	1	0	1	1	0	0	1	0
	0	1	0	1	0	1	1	1	0	1	0	1
	0	1	0	1	1	1	1	1	0	1	1	1
	0	1	1	0	0	1	1	1	1	0	0	1
	0	1	1	0	1	0	1	1	1	0	1	0
	0	1	1	1	0	1	1	1	1	1	0	1
	0	1	1	1	1	0	1	1	1	1	1	1

$(f) X = (\overline{AB} + \overline{CD})(\overline{EF} + \overline{GH})$									
Α	В	С	D	E	F	G	Н	I	
0	Х	0	X	X	X	X	X	1	
X	0	0	X	X	X	X	X	1	
0	Χ	X	0	X	X	X	X	1	
Х	0	X	0	0	X	X	X	1	
X	X	X	X	0	X	0	X	1	
X	Х	X	X	X	0	0	X	1	
X	X	X	X	0	X	X	0	1	
X	X	X	X	X	0	X	0	1	
Don	For all other entries V -								


For all other entries X = 0.

X = don't care
An abbreviated table is shown
 because there are 256
 combinations.


7.
$$X = \overline{AB + AB} = (\overline{AB})(\overline{AB}) = (\overline{A} + B)(A + \overline{B})$$

Section 5-2 Implementing Combinational Logic


8. See Figure 5-3.





9. See Figure 5-4.



10. See Figure 5-5.








Since C is a don't care variable, the output depends only on A and B as shown by the two-variable truth table above which is implemented with the AND gate in Figure 5-8.

- X = 1 when AB = 1, no matter what C is.



14.
$$X = (\overline{AB})(\overline{B+C}) + C = (AB)(B+C)C = (AB)(B+C)\overline{C} = (\overline{A}+\overline{B})(\overline{BC})\overline{C}$$

$$= (\overline{ABC} + \overline{BC})\overline{C} = \overline{ABC} + \overline{BC} = \overline{BC}(A+1) = \overline{BC}$$

See Figure 5 B X X FIGURE 5-9


0

0

The output is dependent only on B and C. The value of A does not matter. The NOR gate behaves as a negative-AND.


ı	A	B	C	X
Ī	0	0	0	1
l	()	0	1	0
١	()	1	()	()
l	θ	1	1	()
۱	1	0	()	1
١	1	0	1	0
١	1	1	0	0
l	I	1	1	0
l				

15. (a) $X = AB + \overline{BC}$ No simplification. See Figure 5-10.



(b) X = A(B+C)

No simplification. Equation can be expressed in another form, as indicated in Figure 5-11.




(c) $X = AB + A\overline{B} - A(D+D) = A$

A direct connection from input to output. No gates required.

(d)
$$X = \overline{ABC} + B(EF + \overline{G}) = \overline{A} + \overline{B} + \overline{C} + BEF + B\overline{G}$$
$$= \overline{A} + \overline{C} + BEF + \overline{B} + \overline{G} = \overline{A} + \overline{C} + \overline{B} + EF + \overline{G}$$

See Figure 5-12.

See Figure 5-13.



$$\begin{array}{c}
A \\
B \\
C
\end{array}$$
FIGURE 5-13


(f)
$$X = B(C\overline{D}E + \overline{E}FG)(AB + C) = (BCDE + B\overline{E}FG)(\overline{A} + \overline{B} + C)$$

 $= \overline{ABCDE} + \overline{ABEFG} + BC\overline{DE} + BC\overline{EFG}$

 $= BC\overline{D}E(\overline{A}+1) + \overline{A}B\overline{E}FG + BC\overline{E}FG$


 $= BC\overline{D}E + \overline{A}B\overline{E}FG + BC\overline{E}FG$

See Figure 5-14.




16. (a) $X = \overline{AB} + \overline{CD} + \overline{AB} = \overline{AB} + \overline{CD} = \overline{AB} + \overline{CD} = \overline{AB} + \overline{CD} = \overline{AB} + \overline{CD}$

See Figure 5-15.




(b) $X = AB\overline{C}\overline{D} + DE\overline{F} + AF - ADCD + DEF + A + \overline{F}$ $= \overline{A} + B\overline{C}\overline{D} + \overline{F} + D\overline{E}$

See Figure 5-16.



(c)
$$X = \overline{A}(B + \overline{C}(D + E)) = \overline{A}(B + \overline{C}D + \overline{C}E) = \overline{A}B + \overline{A}\overline{C}D + \overline{A}\overline{C}E$$

See Figure 5-17.



17. The SOP expressions are shown in Figure 5-18.

the resulting circuits


- (a) X = (A + B) (C + D) = AC + AD + BC + BD
- (b) $X = \overline{\overline{ABC}} + \overline{CD} = (\overline{ABC})(CD) = (\overline{A} + \overline{B})CCD = \overline{ACD} + \overline{BCD}$
- (c) X = (AB + C)D + E = ABD + CD + E

(d)
$$X = (\overline{\overline{A} + B})(\overline{BC}) + D = (\overline{\overline{A} + B})(\overline{BC}) + D = \overline{A} + B + BC + D$$

= $\overline{A} + B(1+C) + D = \overline{A} + B + D$


(e)
$$X = (\overline{AB} + \overline{C})D + \overline{E} = (AB + \overline{C})D + \overline{E} = ABD + \overline{C}D + \overline{E}$$

(f)
$$X = (\overline{AB} + \overline{\overline{CD}})(\overline{EF} + \overline{\overline{GH}}) = (\overline{AB} + \overline{CD})(EF + \overline{GH}) = (\overline{AB} + \overline{CD}) + (\overline{EF} + \overline{GHG})$$
$$= (\overline{AB})(\overline{CD}) + (\overline{EF})(\overline{GH}) = (\overline{A} + \overline{B})(\overline{C} + \overline{D}) + (\overline{E} + \overline{F})(\overline{G} + \overline{H})$$
$$= \overline{AC} + \overline{BC} + \overline{AD} + \overline{BD} + \overline{EG} + \overline{FG} + \overline{EH} + \overline{FH}$$




Section 5-3 The Universal Property of NAND and NOR Gates

18. See Figure 5-19.




19.

See Figure 5-20.




21. See Figure 5-22.




Gates

22. (a) X = ABC

See Figure 5-23.




See Figure 5-25.




(b) $X = \overline{ABC}$

See Figure 5-24.





See Figure 5-26.




(e)
$$X = \overline{AB} + \overline{CD}$$


See Figure 5-27.






See Figure 5-29.






24. (a) X = AB

See Figure 5-37.




See Figure 5-39.




(b) X = A + B


See Figure 5-38.




See Figure 5-40.



(e) X = A + B + CSee Figure 5-41.




(f) X = ABCDSee Figure 5-42.




See Figure 5-43.

(g)




See Figure 5-44.




25. (a)
$$X = AB + \overline{B}C$$

See Figure 5-45.




(b)
$$X = A(B + \overline{C}) = AB + A\overline{C}$$

See Figure 5-46.




See Figure 5-47.




 $\overline{C} + BEF + B\overline{G}$

See Figure 5-48.



(e) X = A[BC(A + B + C + D)] = ABCA + ABCB + ABCC + ABCD = ABC + ABC + ABC + ABCD + ABC(1 + D) = ABCSee Figure 5-49.




(f)
$$X = B(CDE + EFG)(AB + C) = B(CDE + \overline{E}FG)(\overline{A} + \overline{B} + C)$$

$$= B(\overline{ACDE} + \overline{AEFG} + \overline{BCDE} + \overline{BEFG} + \overline{CDE} + \overline{CEFG})$$

$$= \overline{ABE}FG + B\overline{BE}FG + BC\overline{D}E + BC\overline{E}FG$$

$$= \overline{ABE}FG + BC\overline{D}E + BC\overline{E}FG$$

See Figure 5-50.




ion with Pulse

Waveform inputs

- 26. $X = \overline{A} + \overline{B} + B = AB\overline{B} = 0$ The output X is always LOW.
- 27. $X = (\overline{\overline{AB}})\overline{B} = A + \overline{B} + \overline{B} = A + \overline{B}$


See Figure 5-51.



28. X is not is LOW or when A is HIGH and B is LOW and C is HIGH.

$$X = ABC + A\overline{BC} + A\overline{BC}$$


See Figure 5-52.




 $X = A\overline{BC}$

29.

See Figure 5-53.






Section 5-6 Combinational Logic with VHDL

```
32.
       entity Circuit5 51b is
       port (A, \overline{B}, C, D: in bit; X: out bit); end entity Circuit5_51b;
       architecture LogicFunction of Circuit5 51b is
      begin
              X \leftarrow not(not A and B) or (not A and C and D) or (D and B and B)
not D);
       end architecture LogicFunction;
33.(e)
              entity Circuit5_52e is
              port (A, B, C: in bit; X: out bit);
       end entity Circuit5 52e;
       architecture LogicFunction of Circuit5 52e is
      begin
              X \leftarrow (not A and B) or B or (B and not C) or (not A and not C) or
(B and not C) or not C;
              end architecture LogicFunction;
       (f)
              entity Circuit5 52f is
                    port (A, \overline{B}, C: in bit; X: out bit);
              end entity Circuit5_52f;
              architecture LogicFunction of Circuit5 52f is
              begin
                     X \ll (A \text{ or } B) \text{ and } (\text{not } B \text{ or } C);
              end architecture Logic Function;
```


34. See Figure 5-56 for input/output, gate, and signal labeling.



```
--Program for the logic circuit in Figure 5-56 (textbook Figure 5-
53 (d))
      entity (Circuit5_53d is
            port (IN1, IN2, IN3, IN4: in bit; OUT: out bit);
    end entity Circuit5 53d;
    architecture LogicOperation of Circuit5 53d is
      --Component declaration for inverter
      component Inverter is
     port (A: in bit; X: out bit);
      end component Inverter;
      -- Component declaration for NOR gate
      component NORgate is
            port (A, B: in bit; X: out bit);
      end component NOR gate;
      --Component declaration for NAND gate
      component NANDgate is
            port (A, B: in bit; X: out bit);
      end component NANDgate;
      signal G10UT, G20UT, G30UT, G40UT, G50UT: bit;
     begin
            G1: Inverter port map (A => IN1, X => G1OUT);
```

```
G2: NORgate port map (A => G10UT, B => IN2, X => G20UT);
G3: NAND gate port map (A => IN2, B => IN3, X => G30UT);
G4: NANDgate port map (A => G20UT, B => G30UT, X => G40UT);
G5: NORgate port map (A => G40UT, B => IN4, X => G50UT);
G6: Inverter port map (A => G50UT, X => OUT);
end architecture LogicOperation;
```

35. See Figure 5-57 for input/output, gate, and signal labeling.




```
53(f))
       entity Circuit5 53f is
             port (IN1, IN2, IN3, IN4, IN5, IN6, IN7, IN8: in bit; OUT:
out bit);
       end entity Circuit5_53f;
       architecture LogicFunction of Circuit5 53f is
       -- Component declaration for NAND gate
       component NANDgate is
             port (A, B: in bit; X: out bit);
       end component NANDgate;
       signal G10UT, G20UT, G30UT, G40UT, G50UT, G60UT: bit;
      begin
             G1: NANDgate port map (A => IN1, B => IN2, X => G1OUT); G2: NANDgate port map (A => IN3, B => IN4, X => G2OUT); G3: NANDgate port map (A => IN5, B => IN6, X => G3OUT); G4: NANDgate port map (A => IN7, B => IN8, X => G4OUT);
              G5: NANDgate port map (A => G1OUT, B => G2OUT, X => G5OUT);
              G6: NANDgate port map (A => G3OUT, B => G4OUT, X => G6OUT);
              G7: NANDgate port map (A => G5OUT, B => G6OUT, X => OUT);
       end architecture LogicFunction;
       X = ABC + ABC + ABC + ABC + ABC
36.
       This is the SOP expression for the function in Table 5-8 of the
     textbook. The following program applies the data flow approach for
     this logic function.
       --Program for Table5_8 SOP logic
       entity Table5 8 is
             port (A, B, C:
                                in bit; X: out bit);
       end entity Table5 8;
       architecture LogicOperation of Table5 8 is
      begin
              X \leftarrow ( not A and not B and not C) or (not A and B and not C)
                    or (A and not B and not C) or (A and B and not C) or (A
and B and C);
       end architecture LogicOperation;
```

--Program for the logic circuit in Figure 5-57 (textbook Figure 5-


```
37.
       --Program for textbook Figure 564 data flow approach
       entity Fiq5 64 is
             port (A, B, C, D, E: in bit; X: out bit);
       end entity Fig5 64;
       architecture DataFlow of Fig5 64 is
      begin
              X \ll (A \text{ and } B \text{ and } C) \text{ or } (D \text{ and not } E)
       end architecture DataFlow;
```

See Figure 5-58 for the circuit in textbook Figure 5-64 modified for the structural approach.



```
-- Program for textbook Figure 5 64 structural approach
      entity Fig5_64 is
            port (IN1, IN2, IN3, IN4, IN5: in bit; OUT: out bit);
      end entity Fig5 64;
      architecture Structure of Fig5 64 is
      -- Component declaration for AND gate
     component AND_gate is
            port (A, B: in bit; X: out bit);
      end component AND gate;
      --Component declaration for OR gate
      component OR gate is
            port (\overline{A}, B: in bit; X: out bit);
      end component OR_gate;
      --Component declaration for Inverter
      component Inverter is
            port (A: in bit; X: out bit);
      end component Inverter;
      signal G10UT, G20UT, G30UT, INVOUT: bit;
     begin
                AND gate port map (A => IN1, B => IN2, X => G1OUT);
            G1:
            G2: AND gate port map (A => G1OUT, B => IN3, X => G2OUT);
            INV: Inverter port map (A => IN5, X => INVOUT);
            G3: AND_gate port map (A => IN4, B => INVOUT, X => G3OUT);
            G4: OR gate port map (A => G2OUT, B => G3OUT, X => OUT);
      end architecture Structure;
38.
      --Program for textbook Figure 568 data flow approach
      entity Fig5_68 is
            port (A, B, C, D, E: in bit; X: out bit);
      end entity Fig5 68;
      architecture DataFlow of Fig5 68 is
     begin
            X <= (not A or not B or C) and E or (C or not D) and E;
      end architecture DataFlow;
      See Figure 5-59 for the circuit in textbook Figure 5-68 labeled for
```

the structural approach.



```
--Program for textbook Fig5 68 structural approach
      entity Fig5_68 is
    port (IN1, IN2, IN3, IN4, IN5: in bit; OUT: out bit);
      end entity Fig5 68;
      architecture Structure of Fig5 68 is
      --Component declaration for 3-input NAND gate
      component NAND gate3 is
            port (A, B, C: in bit; X: out bit);
      end component NAND gate3;
      --Component declaration for 2-input NAND gate
      component NAND_gate2 is
            port (A, B: in bit; X: out bit);
      end component NAND gate2;
      -- Component declaration for Inverter
      component Inverter is
            port (A: in bit; X: out bit);
      end component Inverter;
      signal G2OUT, G3OUT, G4OUT, G5OUT, INVOUT: bit;
      begin
            G1: NAND gate2 port map (A => G2OUT, B => G4OUT, X => OUT);
            G2: NAND_gate2 port map (A => G3OUT, B => IN5, X => G2OUT);
            INV: Inverter port map (A => IN3, X => INVOUT);
            G3: NAND_gate3 port map (A => IN1, B => IN2, C => INVOUT, X =>
G3OUT);
            G4: NAND gate2 port map (A => IN5, B => G5OUT, X => G4OUT);
            G5: NAND gate2 port map (A => INVOUT, B => IN4, X => G5OUT);
      end architecture Structure;
```

39. From the VHDL program, the logic expression is stated as a Boolean expression as follows:

$$X = (\overline{AB} + \overline{AC} + \overline{AD} + \overline{BC} + \overline{BD} + \overline{DC})$$

$$= ((A+B)(A+C)(A+D)(B+C)(B+D)(D+C))$$

$$= (A+B)(A+C)(A+D)(B+C)(B+D)(D+C)$$

The truth table is:

A	В	C	D	X
0	0	0	0	0
1	0	0	0	0
0	1	0	0	0
1	1	0	0	0
0	0	1	0	0
1	0	1	0	0
0	1	1	0	0
1	1	1	0	0
0	0	0	1	0
1	0	0	1	0

```
    0
    1
    0
    1
    0

    1
    1
    0
    1
    1

    0
    0
    1
    1
    0

    1
    0
    1
    1
    1

    0
    1
    1
    1
    1

    1
    1
    1
    1
    1
```

41. The AND gates are numbered top to bottom G1, G2, G3, G4. The OR gate is G5 and the inverters are, top to bottom. G6 and G7. Change A_1 , A_2 , B_1 , B_2 to IN1, IN2, IN3, IN4 respectively. Change X to OUT.

```
entity Circuit5_62 is
      port (IN1, IN2, IN3, (IN4: in bit; OUT: out bit);
end entity Circuit 5 62;
architecture Logic o\bar{f} Circuit 5 62 is
component AND_gate is
      port (A, B: in bit; X: out bit);
end component AND gate;
component OR gate is
      port (A, B, C, D: in bit; X: out bit);
end component OR gate;
component Inverter is
      port (A: in bit; X: out bit);
end component Inverter;
      signal G10UT, G20UT, G30UT, G40UT, G50UT, G60UT, G70UT: bit;
begin
      G1: AND gate port map (A => IN1, B => IN2, X => G1OUT);
      G2: AND gate port map (A => IN2, B => G6OUT, X => G2OUT);
      G3: AND gate port map (A => G60UT, B => G70UT, X => G30UT);
      G4: AND gate port map (A \Rightarrow G70UT, B \Rightarrow IN1, X \Rightarrow G40UT);
      G5: OR_gate port map (A => G1OUT, B => G2OUT, X => G3OUT,
            D = > G4OUT, X = > OUT);
      G6: Inverter port map (A => IN3, X => G6OUT);
G7: Inverter port map (A => IN4, X => G7OUT);
end architecture Logic;
```

Section 5-7 Troubleshooting

42.
$$X = \overline{\overline{AB} + \overline{CD}} = ABCD$$

X is HIGH only when ABCD are all HIGH. This does not occur in the waveforms, so X should remain LOW. The output is incorrect.


43.
$$X = ABC + D\overline{E}$$

Since X is the same as the $G_{_{\! 3}}$ output, either $G_{_{\! 1}}$ or $G_{_{\! 2}}$ has failed with its output $stuck\ LOW.$

$$44. X = AB + CD + EF$$

X does not go HIGH when C and D are HIGH. G_2 has failed with the output open or stuck HIGH or the corresponding input to G_4 is open.


See Figure 5-60. 45.



Since X does not go HIGH when C or D is HIGH, the output of gate ${\tt G_{\! 2}}$ must be stuck LOW.

47. (a)
$$X = (\overline{A} + \overline{B} + C)E + (C + \overline{D})E = \overline{AE} + \overline{BE} + CE + \overline{DE}$$
$$= \overline{AE} + \overline{BE} + CE + \overline{DE}$$

See Figure 5-61.



is

up

for this particular set of input waveforms.


(c)
$$X = E + E(\overline{A} + \overline{B} + C) = E(1 + \overline{A} + \overline{B} + C) = \mathbf{E}$$


Again waveform X is the same as waveform E. As strange as it may seem, the shorted input to $G_{\scriptscriptstyle S}$ does not affect the output for this particular set of input waveforms.

Conclusion: the two faults are not indicated in the output waveform for these particular inputs.

48. TP =
$$\overline{AB} + \overline{CD}$$

The output of the \overline{CD} gate is $stuck\ LOW.$ See Figure 5-62.






_	2	
J	4	•

A_{3}	A_{2}	$A_{_{1}}$	A_{\circ}	X
A, 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	A, 0 0 0 0 1 1 1 0 0 0 1 1 1 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1	A O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1 O 1	1 1 0 0 0 0 0 0 0 0 0 0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

See Figure 5-66.



53. Let

54.

X = La

A = Fr

A = Front door switch off B = Back door switch on

B = Back door switch off

 $X = A\overline{B} + \overline{A}B$. This is an XOR operation.

See Figure 5-67.





FIGURE 5-68

55. See Figure 5-69.



- 56. Pin B of G1 open.
- 57. Pin C of OR gate open.
- 58. Inverter input open.
- 59. No fault.

CHAPTER 6

FUNCTIONS OF COMBINATIONAL LOGIC

Section 6-1 Basic Adders

- 1. (a) XOR (upper) output = 0, Sum output = 1, AND (upper) output = 0,
 - AND (lower) output = 1, Carry output = 1

 XOR (upper) output = 1, Sum output = 0, AND (upper) output = 1,

 AND (lower) output = 0, Carry output = 1

 XOR (upper) output = 1, Sum output = 1, AND (upper) output = 0, (b)
 - (C) AND (lower) output = 0, Carry output = 0
- 2. (a)
- A = 0, B = 0, $C_{in} = 0$ A = 1, B = 0, $C_{in} = 0$ or A = 0, B = 1, $C_{in} = 0$ (b)
 - (C)
 - or A = 0, B = 0, $C_{in} = 0$ or A = 0, B = 1, $C_{in} = 0$ $A = 1, B = 1, C_{in} = 1$ $A = 1, B = 1, C_{in} = 0 \text{ or } A = 0, B = 1, C_{in} = 1$ or $A = 1, B = 0, C_{in} = 1$ (d)
- 3. (a) $\Sigma = 1$, $C_{\text{out}} = 0$

(b)


 Σ = 0, $C_{\rm out}$ = 1 (C)


 Σ = 1, C_{out} = 0 Σ = 1, C_{out} = 1

Section 6-2 Parallel Binary Adders

111 101 1100


See Figure 6-1.





8. 0100


> Σ outputs should be $C_{\text{out}}\Sigma_{4}\Sigma_{3}\Sigma_{2}\Sigma_{_{1}}$ = 10010. The Σ , output (pin 2) is HIGH and should be LOW.



Section 6-3 Ri Adders

Ahead Carry

- 9. $t_{p(tot)} = 40 \text{ ns} + 6(25 \text{ ns}) + 35 \text{ ns} = 225 \text{ ns}$
- Full-adder 5: 10. The logic to be added to text Figure 6-18 is shown in Figure 6-5.



11.





FIGURE 6-

12. See Figure 6-7.




13.


- A > B: 0, A = B: 1, A < B:(C)

Section 6-5 **Decoders**


- $A_{3}A_{2}A_{1}A_{0} = 1110$ $A_{3}A_{2}A_{1}A_{0} = 1111$ 14. (a)
- (b) $A_3A_2A_1A_0 = 1100$ (d) $A_3A_2A_1A_0 = 1000$
- (C)

15. See Figure 6-8.






See Figure 6-10.



19. See Figure





20. 0 1 6 9

Section 6-6

21. A_0 , A_1 , and

alid BCD code.

22. Pin 2 is for decimal 5, pin 5 is for decimal 8, and pin 12 is for
decimal 2.
 The highest priority input is pin 5.

FIGURE 6-11


The completed outputs are: $\overline{A_3}\overline{A_2}\overline{A_1}\overline{A_0}$ = 0111, which is binary 8 (1000).

Section 6-7 Code Converters

23. (a)
$$2_{10} = 0010_{BCD} = 0010_{2}$$

- (b) $8_{10} = 1000_{BCD} = 1000_{2}$
- (c) $13_{10} = 00010011_{BCD} = 1101_{2}$
- (d) $26_{10} = 00100110_{BCD} = 11010_{2}$
- (e) $33_{10} = 00110011_{BCD} = 100001_{2}$
- **24.** (a) 101010101 binary (b) 1111100000 binary 1111111111 gray 1000010000 gray
 - (c) 0000001110 binary (d) 111111111 binary 0000001001 gray 1000000000 gray

See Figure 6-12.




110 00 binary


(c) 1111000111 gray (d) 000000001 gray
1010000101 binary 000000001 binary

gray

See Figure 6-13.




- Section 6
- **26.** $S_1S_0 = 01$ selects, D_1 , therefore Y = 1.
- 27. See Figure 6-14.




Section 6-9 Demultiplexers

29. See Figure 6-16.



31. See Figure 6-18.




Section 6-11 Trou

32. The outputs given in the problem are incorrect. By observation of these incorrect waveforms, we can conclude that the outputs of the device are not open or shorted because both waveforms are changing.

Observe that at the beginning of the timing diagram all inputs are 0 but the sum is 1. This indicates that an input is stuck HIGH. Start by assuming that $C_{\rm in}$ is stuck HIGH. This results in Σ and $C_{\rm out}$ output waveforms that match the waveforms given in the problem, indicating that $C_{\rm in}$ is indeed stuck HIGH, perhaps shorted to $V_{\rm cc}$.

See Figure 6-19 for the correct output



- 33. (a) OK (b) Segment g burned ou Segment b output stuck LOW
- 34. Step 1: Verify that the supply voltage is applied. Step 2: Go through the key sequence and verify the output code in Table 1.

Key	A_{3}	A_{2}	$A_{_{1}}$	A_{\circ}
None	1	1	1	1
0	1	1	1	1
1	1	1	1	0

2	1	1	0	1
3	1	1	0	0
4	1	0	1	1
5	1	0	1	0
6	1	0	0	1
7	1	0	0	0
8	0	1	1	1
9	0	1	1	0

TABLE 1

 $Step \ 3:$ Check for proper priority operation by repeating the key sequence in Table 1 except

that for each key closure, hold that key down and depress each lower-valued key as $% \left(1\right) =\left(1\right) +\left(1\right)$

specified in Table 2.

Hold down keys	Depress keys one at a time	$A_{_3}$	$A_{_2}$	$A_{_1}$	$A_{_{0}}$
1	0	1	1	1	0
2	1, 0	1	1	0	1
3	2, 1, 0	1	1	0	0
4	3, 2, 1, 0	1	0	1	1
5	4, 3, 2, 1, 0	1	0	1	0
6	5, 4, 3, 2, 1, 0	1	0	0	1
7	6, 5, 4, 3, 2, 1, 0	1	0	0	0
8	7, 6, 5, 4, 3, 2,	0	1	1	1
9	1, 0	0	1	1	0
	8, 7, 6, 5, 4, 3,				
	2, 1, 0				

TABLE 2

- 35. (a) Open A_1 input acts as a HIGH. All binary values corresponding to a BCD number having a 1's value of 0, 1, 4, 5, 8, or 9 will be off by 2. This will first be seen for a BCD value of 00000000.
 - (b) Open C_{out} of top adder. All values not normally involving a carry out will be off by 32. This will first be seen for a BCD value of 00000000.
 - (c) The $\Sigma_{_4}$ output of top adder is shorted to ground. Same binary values above 15 will be short by 16. The first BCD value to indicate this will be 00011000.
 - (d) $\Sigma_{\rm 3}$ of bottom adder is shorted to ground. Every other set of 16 value starting with 16 will be short 16. The first BCD value to indicate this will be 00010110.
- **36.** (a) The 1Y1 output of the 74LS139 is *stuck HIGH* or *open*; B cathode open.
 - (b) No power; EN input to the 74LS139 is open.
 - (c) The f output of the 74LS48 is stuck HIGH.
 - (d) The frequency of the data select input is too low.
- 37. 1. Place a LOW on pin 7 (Enable).
 - 2. Apply a HIGH to D_0 and a LOW to D_1 through D_2 .
 - 3. Go through the binary sequence on the select inputs and check Y and \overline{Y} according to Table 3.

$S_{_2}$	$\mathcal{S}_{_1}$	$\mathcal{S}_{_0}$	Y	\overline{Y}
0	0	0	1	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1

1	1	0	0	1
1	1	1	0	1

TABLE 3

4. Repeat the binary sequence of select inputs for each set of data inputs listed in Table 4. A HIGH on the Y output should occur only for the corresponding combinations of select inputs shown.

$D_{_{0}}$	$D_{_{1}}$	$D_{_2}$	$D_{_3}$	$D_{_4}$	$D_{\scriptscriptstyle 5}$	D_{ϵ}	$D_{_{7}}$	Y	$\overline{\overline{Y}}$	$S_{_2}$	$S_{_1}$	$\mathcal{S}_{_{\scriptscriptstyle{0}}}$
L	Η	L	L	L	L	L	L	1	0	0	0	1
L	L	Η	L	L	L	L	L	1	0	0	1	0
L	$_{ m L}$	\mathbf{L}	H	$_{ m L}$	$_{ m L}$	\mathbf{L}	L	1	0	0	1	1
L	L	L	L	H	L	L	\mathbf{L}	1	0	1	0	0
L	L	L	L	L	Η	L	L	1	0	1	0	1
L	L	L	L	L	L	H	\mathbf{L}	1	0	1	1	0
L	L	L	L	L	L	L	H	1	0	1	1	1

TABLE 4

- 38. The Σ EVEN output of the 74LS280 should be HIGH and the output of the error gate should be HIGH because of the error condition. Possible faults are:
 - 1. Σ EVEN output of the 74LS280 stuck LOW.
 - 2. Error gate faulty.
 - 3. The ODD input to the 74LS280 is open thus acting as a HIGH.
 - 4. The inverter going to the ODD input of the 74LS280 has an open output or the output is stuck HIGH.
- **39.** Apply a HIGH in turn to each Data input, D_0 through D_1 with LOWs on all the other inputs. For each HIGH applied to a data input, sequence through all eight binary combinations of select inputs $(S_2S_1S_0)$ and check for a HIGH on the corresponding data output and LOWs on all the other data outputs.

One possible approach to implementation is to decode the $S_2S_1S_0$ inputs and generate an inhibit pulse during any given bit time as determined by the settings of seven switches. The inhibit pulse effectively changes a LOW on the Y serial data line to a HIGH during the selected bit time(s), thus producing a bit error. A basic diagram of this approach is shown in Figure 6-20.






FIGURE 6-


Digital System Application

40. See Figure 6-21.






42. See Figure 6-23.



43.
$$\Sigma = \overline{AB}C_{\rm in} + \overline{AB}\overline{C}_{\rm in} + A\overline{B}\overline{C}_{\rm in} + ABC_{\rm in}$$


$$C_{\rm out} = ABC_{\rm in} + \overline{AB}C_{\rm in} + A\overline{B}C_{\rm in} + AB\overline{C}_{\rm in}$$

See Figure 6-24.




44.
$$Y = \overline{A_3} \overline{A_2} A_1 \overline{A_0} + \overline{A_3} \overline{A_2} A_1 A_0 + \overline{A_3} A_2 A_1 \overline{A_0} + \overline{A_3} A_2 A_1 A_0 + A_3 \overline{A_2} \overline{A_1} \overline{A_0} + A_3 \overline{A_2} \overline{A_1} \overline{A_0}$$


See Figure 6-25.




45. See Figure




46. See Figure 6-27.



48. See Figure 6-29.



49. See Figure 6-30.



- 51. LSB adder carry output open.
- 52. Pins 4 and 5 shorted together.
- 53. Pin 12 of upper 74148 open.
- 54. Pin 3 of upper 74151 open.

CHAPTER 7

LATCHES, FLIP-FLOPS, and TIMERS

Section 7-1 Latches

1. See Figure 7-1.






FIGURE 7-1


2. See Figure 7-2.




3. See Figure



4. See Figure 7-4.




7. See Figure 7-7.



8. See Figure 7-8.

9.







FIGURE 7-


15. See Figure 7-15.




J: 001 K: 00001 Q: 0011000

16.

17. See Figure 7-1<u>6</u>.



18. See Figure 7-17.



19. The di

Section

20. $t_{\rm PLH}$ (Clown Time from triggering edge of clock to the LOW-to-HIGH transition of the Q output.

 $t_{\tiny PHL}$ (Clock to Q):

Time from triggering edge of clock to the HIGH-to-LOW transition of the $\it Q$ output.

 $t_{\scriptscriptstyle PLH}$ (PRE to Q):


Time from assertion of the Preset input to the LOW-to-HIGH transition of the $\ensuremath{\mathcal{Q}}$ output.


 t_{PHL} (\overline{CLR} to Q):

Time from assertion of the clear input to the HIGH-to-LOW transition of the $\ensuremath{\mathcal{Q}}$ output.

21.
$$T_{\rm min}$$
 = 30 ns + 37 ns = 67 ns
$$f_{\rm max} = \frac{1}{T_{min}} = {\tt 14.9~MHz}$$

22. See Figure 7-18.







- 23. $I_{\text{T}} = 15 (10 \text{ mA}) = 150 \text{ mA}$ $P_{\text{T}} = (5 \text{ V}) (150 \text{ mA}) = 750 \text{ mW}$
- **24.** See Figure 7-19.

Section 7-4 Flip-Flop Applications

25. See Figure 7-20.



26.



Section

27.
$$t_{W} = 0.7RC_{EXT} = 0.7(3.3 \text{ k}\Omega) (2000 \text{ pF}) = 4.62 \mu s$$

28.
$$R_{\rm x} = \frac{t_W}{RC_{\rm EXT}} - 0.7 = \frac{5000\,{\rm ns}}{0.32 \times 10,000\,{\rm pF}} - 0.7 = 1.56~{\rm k}\Omega$$

Section 7-6 The 555 Timer

29. See Figure 7-22.




FIGURE 7-

30.
$$f = \frac{1}{0.7(R_1 + 2R_2)C_2} = \frac{1}{0.7(1000\,\Omega + 2200\,\Omega)(0.01\,\mu\text{F})} = 44.6 \text{ kHz}$$

31.
$$T = \frac{1}{f} = \frac{1}{20 \, \text{kHz}} = 50 \, \mu \text{s}$$

For a duty cycle of 75%:

$$t_{H} = 37.5 \mu s \text{ and } t_{L} = 12.5 \mu s$$


$$t_{H} = 37.5 \text{ } \mu \text{s} \text{ and } t_{L} = 12.5 \text{ } \mu \text{s}$$

$$R_{1} + R_{2} = \frac{t_{H}}{0.7C} = \frac{37.5 \text{ } \mu \text{s}}{0.7(0.002 \text{ } \mu \text{F})} = 26,786 \text{ } \Omega$$

$$R_{_{1}}$$
 = 26,786 Ω - $R_{_{2}}$ = 26,786 Ω - 8,929 Ω = **17,857 Ω** (use 18 $k\Omega)$

Section 7-7 Troubleshooting

- 32. The flip-flop in Figure 7-90 of the text has an internally open ${\it J}$ input.
- 33. The wire from pin 6 to pin 10 and the ground wire are reversed. Pin 7 should be at ground and pin 6 connected to pin 10.
- **34.** See Figure 7-23.




35. Since none of affects all of


must be a fault that all the flip-flops

are the clock (CLK) and clear (CLR) inputs. One of these lines must be shorted to ground because a LOW on either one will prevent the flip-flops from changing state. Most likely, the \overline{CLR} line is shorted to ground because if the clock line were shorted chances are that all of the flip-flops would not have ended up reset when the power was turned on unless an initial LOW was applied to the \overline{CLR} at power on.

36. Small differences in the switching times of flip-flop A and flip-flop B due to propagation delay cause the glitches as shown in the expanded timing diagram in Figure 7-24. The delays are exaggerated greatly for purposes of illustration. Glitches are eliminated by strobing the output with the clock pulse.




37. (a) See Figure 7-25.




The timing

(c) See Figure 7-26.

(b)



(e) See Figure 7-27.



The pulse width of one shot A is apparently not controlled by the external components and the one-shot is producing its minimum pulse width of about 40 ns. An open pin 11 would cause this problem. See Figure 7-28.





FIGURE 7-

Digital System Application


39. For the 4 s timer let $C_1 = 1 \mu F$ $R_{_{1}} = \frac{4\,\mathrm{s}}{(1.1)(1\mu\mathrm{F})} = 3.63~\mathrm{M}\Omega~\mathrm{(use~3.9~M}\Omega)$ For the 25 s timer let $\textit{C}_{_{1}}$ = 2.2 μF $\frac{25 \text{ s}}{(1.1)(2.2 \,\mu\text{F})}$ = 10.3 M Ω (use 10 M Ω)




Special Design

40. See Figure

FIGURE 8-34




41. See Figure 7-31 for one possibility.



- 2. Add decoding logic to the State Decoder to decode the turn signal state.
 - 3. Change the Output Logic to incorporate the turn signal output.
- 4. Change the Trigger Logic to incorporate a trigger output for the turn signal timer.
 - 5. Add a 15 second timer.

See Figure 7-32.



- 44. K input of U2 open.
- **45.** \overline{SET} input of U1 open.

http://ebook29.blogspot.com


- 46. No fault.
- 47. K input of U2 open.

CHAPTER 8


COUNTERS

Section 8-1 Asynchronous Counter Operation

1. See Figure 8-1.




2. See Figure 8




3. $t_{p(max)} = 3(8)$

Worst-case delay occurs when all flip-flops change state from 011 to 100 or from 111 to 000.

4. See Figure 8-3.




6. See Figur




7. Each flip-flop is initially reset.

CLK	$J_{0}K_{0}$	$J_{_1}K_{_1}$	$J_{2}K_{2}$	$J_{_3}K_{_3}$	Q_{0}	$Q_{_{1}}$	Q_{2}	Q_3
1	1	0	0	0	1	0	0	0
2	1	1	0	0	0	1	0	0
3	1	0	0	0	1	1	0	0
4	1	1	1	0	0	0	1	0
5	1	0	0	0	1	0	1	0
6	1	1	0	0	0	1	1	0
7	1	0	0	0	1	1	1	0
8	1	1	1	1	0	0	0	1
9	1	0	0	0	1	0	0	1
10	1	0	0	1	0	0	0	0

8. See Figure 8-5.




10. See Figure 8-7.



Section 8-3 Up/Down Synchronous Counters





The sequence is 000 to 001 to 011 to 111 to 110 to 100 and back to 001, etc. $\ensuremath{\mathtt{15}}$.

	FF3	FF2	FF1	FF0	Q_3	Q_{2}	$Q_{_{1}}$	Q_{0}
Initially	Tog	Tog	Tog	Tog	0	0	0	0
After CLK	NC	NC	NC	Tog	1	1	1	1
1	NC	NC	Tog	Tog	1	1	1	0
After CLK	NC	Tog	Tog	Tog	1	1	0	1
2	Tog	Tog	Tog	Tog	1	0	1	0
After CLK	Tog	Tog	Tog	Tog	0	1	0	1
3								
After CLK								
4								

http://ebook29.blogspot.com

After CLK	
5	

Tog = toggle, NC = no change

The counter locks up in the 1010 and 0101 states, alternating between them.


16. NEXT-STATE TABLE

	sent ate	Next State	
$Q_{_{1}}$	Q_{0}	Q_1	Q_{0}
0	0	1	0
1	0	0	1
0	1	1	1
1	1	0	0

TRANSITION TABLE

Output Sta Transition (Present s next state	n s state to	Fli	p-Flo	p Inp	outs
$Q_{_1}$	$Q_{_{0}}$	$J_{_1}$	$K_{_1}$	$\mathcal{J}_{_{\scriptscriptstyle{0}}}$	$K_{_{\scriptscriptstyle 0}}$
0 to 1	0 to 0	1	Х	0	X
1 to 0	0 to 1	X	1	1	X
0 to 1	1 to 1	1	X	X	0
1 to 0	1 to 0	X	1	X	1


See Figure 8-11.



TRANSITION TABLE

	tput St		F	lip-fl	op Inp	uts		
(Pres	sent sta							
ne	ext stat	te)						
Q_{2}	$Q_{_1}$	Q_{0}	J_{2}	K_{2}	$J_{_1}$	$K_{_{1}}$	$J_{_{\scriptscriptstyle 0}}$	$K_{_{0}}$
0 to	0 to	1 to 0	1	X	0	X	X	1
1	0	0 to 1	X	1	1	X	1	X
1 to	0 to	1 to 1	1	X	X	1	X	0
0	1	1 to 1	X	0	1	X	X	0
0 to	1 to	1 to 0	X	0	X	0	X	1
1	0	0 to 1	0	X	X	1	1	X
1 to	0 to	0 to 0	X	1	X	0	0	X
1	1							
1 to	1 to							
1	1							
0 to	1 to							
0	0							
1 to	1 to							
0	1							

See Figure 8-12.



Q_2Q_1	0 0	1	
00	X	0	
01	X	X	
11	X	X	
10	1	1	
	J_1	=Q	2

Q_2Q_1	0]	1)	
00	X	X	
01	1	X	
11	0	X	
10	1	X	
J_{0}	$= \overline{Q}$	- + 9	\overline{Q}_2

Q_2Q_1	0	1
00	\mathbf{x}	X
01	X	X
11	1	0
10	ı	0
	$\overline{K_2}$:	$=\overline{Q}_{0}$

$$Q_{2}Q_{1} \qquad 0 \qquad 1$$

$$00 \qquad \boxed{\mathbf{X} \qquad \mathbf{X}}$$


$$01 \qquad \boxed{\mathbf{1} \qquad \mathbf{1}}$$

$$11 \qquad 0 \qquad 0$$

$$10 \qquad \boxed{\mathbf{X} \qquad \mathbf{X}}$$

$$K_{1} = \overline{Q}_{2}$$

Q_2Q_1	0 0	1	
00	$ \mathbf{x} $		
01	X	0	
11	$\overline{\mathbf{X}}$	1)	
10	X	0	
$K_0 =$	$\overline{Q}_{1}\overline{Q}$	₂ + (Q_1Q_2



18. NEXT-STATE TABLE

Present State			N	ext	Stat	:e	
Q_3	Q_{2}	$Q_{_{1}}$	Q_{0}	Q_3	Q_{2}	$Q_{_1}$	Q_{0}
0	0	0	0	1	0	0	1
1	0	0	1	0	0	0	1
0	0	0	1	1	0	0	0


1	0	0	0	0	0 1 0 1 1	1	0
0	0	1	0	0	1	1	1
0	1	1	1	0	0	1	1
0	0	1	1	0	1	1	0
0	1	1	0	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	0	Ο	Ο

TRANSITION TABLE

			Fli	p-flo	op Inj	puts					
(Pres											
	sta	te)									
Q_3	Q_{\circ}	$Q_{_1}$	Q_{0}	$J_{_3}$	K_{3}	J_{2}	K_{2}	$J_{_1}$	$K_{_{1}}$	J_{\circ}	K_{\circ}
0 to	0 to	0 to	0 to	1	X	0	X	0	X	1	X
1	0	0	1	X	1	0	X	0	X	X	0
1 to	0 to	0 to	0 to	1	X	0	X	0	X	X	1
0	0	0	1	X	1	0	X	1	X	0	X
0 to	0 to	0 to	1 to	0	X	1	X	X	0	1	X
1	0	0	0	0	X	X	1	X	0	X	0
1 to	0 to	0 to	0 to	0	X	1	X	X	0	X	1
0	0	1	0	0	X	X	0	X	1	0	X
0 to	0 to	1 to	0 to	0	X	X	0	0	X	1	X
0	1	1	1	0	X	X	1	0	X	X	1
0 to	1 to	1 to	1 to								
0	0	1	1								
0 to	0 to	1 to	1 to								
0	1	1	0								
0 to	1 to	1 to	0 to								
0	1	0	0								
0 to	1 to	0 to	0 to								
0	1	0	1								
0 to	1 to	0 to	1 to								
0	0	0	0								

Binary states for 10, 11, 12, 13, 14, and 15 are unallowed and can be represented by don't cares.

See Figure 8-13. Counter implementation is straightforward from input expressions.





0	0	0	0	0	0	1	1	1	0	1	1
0	0	1	1	0	1	0	1	0	0	0	0
0	1	0	1	0					0		1
0	1	1	1	1	0	0	1	0	1	0	1
1	0	0	1	1	0	1	1		1	1	1
1	0	1	1	0	0	0	0	1	0	0	1

TRANSITION TABLE

		Transi		Y	F	lip-flo	p Input	ts
(Pre		ate to	next					
	state)					ΤV	ΤV	ΤV
Q ₃	Q,	Q_1	<u>Q</u> ,	0	$J_{3}K_{3}$	$J_{2}K_{2}$	$J_{1}K_{1}$	$J_{0}K_{0}$
0 to	0 to	0 to 1	0 to	0	1X	0X	1X	1X
1	0	_	1	1	0X	0X 0X	1X X1	1X X1
0 to	0 to	0 to	0 to 1	-	0X			
0	0	1	_	1	0X	1X	X1	X0
0 to	0 to	1 to	1 to	0	0X	X1	1X	X0
0	0	0	0	1	0X	X0	1X	X0
0 to	0 to	1 to	1 to	0	0X	X0	X1	X0
0	1	0	1	1	1X	X1	X1	X0
0 to	1 to	0 to	1 to	0	X1	1X	1X	X0
0	0	1	1	1	X0	0X	1X	X0
0 to	1 to	0 to	1 to	0	X0	0X	X1	X0
0	1	1	1	1	X1	0 X	X1	X1
0 to	1 to	1 to	1 to					
0	1	0	1					
0 to	1 to	1 to	1 to					
1	0	0	1					
1 to	0 to	0 to	1 to					
0	1	1	1					
1 to	0 to	0 to	1 to					
1	0	1	1					
1 to	0 to	1 to	1 to					
1	0	0	1					
1 to	0 to	1 to	1 to					
0	0	0	0					

See Figure 8-14.





$$f_1 = \frac{1 \,\text{kHz}}{4} = 250 \,\text{Hz}$$
 $f_2 = \frac{250 \,\text{Hz}}{8} = 31.25 \,\text{Hz}$
 $f_3 = \frac{31.25 \,\text{Hz}}{2} = 15.625 \,\text{Hz}$

(b) Modulus =
$$10 \times 10 \times 10 \times 2 = 2000$$

$$f_{1} = \frac{100 \, \text{kHz}}{10} = 10 \, \text{kHz}$$

$$f_{2} = \frac{10 \, \text{kHz}}{10} = 1 \, \text{kHz}$$

$$f_{3} = \frac{1 \, \text{kHz}}{10} = 100 \, \text{Hz}$$

$$f_{4} = \frac{100 \, \text{Hz}}{2} = 50 \, \text{Hz}$$

(c) Modulus =
$$3 \times 6 \times 8 \times 10 \times 10 = 14400$$

$$f_{1} = \frac{21 \,\text{MHz}}{3} = 7 \,\text{MHz}$$

$$f_{2} = \frac{7 \,\text{MHz}}{6} = 1.167 \,\text{MHz}$$

$$f_{3} = \frac{1.167 \,\text{MHz}}{8} = 145.875 \,\text{kHz}$$

$$f_{4} = \frac{145.875 \,\text{kHz}}{10} = 14.588 \,\text{kHz}$$

$$f_{5} = \frac{14.588 \,\text{kHz}}{10} = 1.459 \,\text{kHz}$$

(d) Modulus =
$$2 \times 4 \times 6 \times 8 \times 16 = 6144$$

$$f_{1} = \frac{39.4 \,\text{kHz}}{2} = 19.7 \,\text{kHz}$$


$$f_{2} = \frac{19.7 \,\text{kHz}}{4} = 4.925 \,\text{kHz}$$

$$f_{3} = \frac{4.925 \,\text{kHz}}{6} = 820.83 \,\text{Hz}$$


$$f_{4} = \frac{820.683}{8} = 102.6 \,\text{Hz}$$

$$f_{5} = \frac{102.6 \,\text{Hz}}{16} = 6.41 \,\text{Hz}$$

21. See Figure 8-15.




22. See Figure 8-16.



Section 8-6 Counter Decoding


23. See Figure 8-17.




25. The states with an asterisk are the transition states that produce glitches on the decoder outputs. The glitches are indicated on the waveforms in Figure 8-18 (Problem 8-24) by short vertical lines.

```
Initial
                   0000
CLK 1 0001
CLK 2 0000 *
             0010
CLK 3 0011
CLK 4 0010 *
             0000 *
             0100
CLK 5 0100
CLK 6 0100 *
             0110
CLK 7 0111
CLK 8 0110 *
             0100 *
             0000 *
             1000
CLK 9 1001
CLK 10
             1000*
             1010
CLK 11
             1011
CLK 12
             1010 *
             1000 *
             1100
CLK 13
             1101
CLK 14
             1100 *
             1110
CLK 15
             1111
CLK 16
             1110 *
             1100 *
             1000 *
             0000
```

26. See Figure 8-19.




27. See Figure 8-20.



There is a possibility of a glitch on decode 7 at the positive-going edge of CLK 6 if the propagation delay of FF1 is less than FF0.

See the timing diagram in Figure 8-21 which is expanded to show the delays.

Any glitches can be prevented by using CLK as an input to both decode gates.



Hours, tens: 0001 Hours, units: 0010 Minutes, tens: 0000 Minutes, units: 0001 Seconds, tens: 0000 Seconds, units: 0010

30. For the digital clock, the counter output frequencies are:
 Divide-by-60 input counter:

$$\frac{60\,\mathrm{Hz}}{60}~=~1~\mathrm{Hz}$$

Seconds counter:

$$\frac{1\,\mathrm{Hz}}{60} = 16.7~\mathrm{mHz}$$


Minutes counter:

$$\frac{16.7\,\mathrm{mHz}}{60}~=~278~\mu\mathrm{Hz}$$

Hours counter:


$$\frac{278\,\mu\text{Hz}}{12} = 23.1\,\mu\text{Hz}$$

- 31. 53 + 37 26 = 64
- **32.** See Figure 8-22.




Section 8-9 Troubleshooting


- **33.** (a) $Q_{\scriptscriptstyle 0}$ and $Q_{\scriptscriptstyle 1}$ will not change due to the clock shorted to ground at FFO.
- (b) $\mathcal{Q}_{\scriptscriptstyle 0}$ being open does not affect normal operation. See Figure 8-23.



- (e) A shorted K input will pull all J and K inputs LOW and the counter will not change from its initial state.
- **34.** (a) Q_0 and Q_1 will not change from initial states.
 - (b) See Figure 8-25.




(c) See Figure 8-26.



(e) Both J ano-change condition. Q also grounded. See Figure 8-28.

FIGURE 8-27



35. First, determined the regard of the three text. See Figure 8-29.

Since Q_1 goes HIGH and stays HIGH, FF1 must be in the SET state ($J=1,\ K=0$). There must be a wiring error at the J and K inputs to FF1; K must be connected to ground rather than to the J input.




FIGURE 9-30

http://ebook29.blogspot.com

38. Number of states = 40,000

$$f_{out} = \frac{5 \, \text{MHz}}{40.000} = 125 \, \text{Hz}$$

76.2939 Hz is not correct. The faulty division factor is

$$\frac{5 \,\text{MHz}}{76.2939 \,\text{Hz}} = 65,536$$

Obviously, the counter is going through all of its states. This means that the $63{\rm C0}_{\rm 16}$ on its parallel inputs is not being loaded. Possible faults are:

- Inverter output is stuck HIGH or open.
- RCO output of last counter is stuck LOW.

39.

Stage	Open	Loaded Count	$f_{ ext{ iny out}}$
1 1 1 2 2 2 2 2 3 3 3 4 4 4 4	0 1 2 3 0 1 2 3 0 1 2 3 0	63C1 63C2 63C4 63C8 63D0 63E0 63C0 63C0 63C0 67C0 6BC0 73C0 63C0 63C0 E3C0	250.006 Hz 250.012 Hz 250.025 Hz 250.050 Hz 250.100 Hz 250.200 Hz 250 Hz 250 Hz 250 Hz 250 Hz 250 Hz 256.568 Hz 263.491 Hz 278.520 Hz 250 Hz 250 Hz 250 Hz 251 Hz 252 Hz 253 Hz 253 Hz 254 Hz 255 Hz 256 Hz 257 Hz 258 Hz 263 Hz 278 Hz 250 Hz

- 40. The flip-flop output is stuck HIGH or open.
 - The least significant BCD/7-segment input is open.

See Figure 8-31.




FIGURE 8-31

41. Th DIV 6 is the tens of minutes counter. Q_1 open causes a continuous apparent HIGH output to the decode 6 gate and to the BCD/7-segment decoder/driver.

The apparent counter sequence is shown in the table.

Actual State of Ctr.	App	paren	t st	ate
	Q_3	Q_{2}	Q_1	Q_{0}
0	0	0	1	0
1	0	0	1	1
2	0	0	1	0
3	0	0	1	1
4	0	1	1	Ο

The decode 6 gate interprets count 4 as a 6 (0110) and clears the counter back to 0 (actually 0010). Thus, the apparent (not actual) sequence is as shown in the table.

- 42. There are several possible causes of the malfunction. First check power to all units. Other possible faults are listed below.
 - Sensor Latch

Action: Disconnect entrance sensor and pulse sensor input.

Observation: Latch should SET.

Conclusion: If latch does not SET, replace it.

NOR gate

Action: Pulse sensor input.

Observation: Pulse on gate output.

Conclusion: If there is no pulse, replace gate.

Counter

Action: Pulse sensor input.

Observation: Counter should advance.

Conclusion: If counter does not advance, replace it.

Output Interface

Action: Pulse sensor input until terminal count is reached. Observation: FULL indication and gate lowered Conclusion: No FULL indication or if gate does not lower,

replace interface.

-

Sensor/Cable

Action: Try to activate sensor.

Observation: If all previous checks are OK, sensor or cable is faulty.

Conclusion: Replace sensor or cable.


Digital System Application

43. The expressions for the D_0 and the D_1 flip-flop inputs in the


sequential logic portion of the system were developed for the System Assignment Activities 1 and 2. Figure 8-32 shows the NAND $\,$ implementation.

$$D_{0} = \overline{Q}_{1}Q_{0} + \overline{Q}_{1}\overline{T_{L}}V_{S} + Q_{0}T_{L}V_{S}$$

$$D_{1} = Q_{0}\overline{T_{L}} + Q_{1}T_{S}$$




44.



Special Design Problems

46. See Figure 8-34.

47.




65,536 on each full cycle, thus producing a sequence of 30,000 states

(modulus 30,000).

 $35,536 = 1000101011010000_2 = 8AD0_{16}$

See Figure 8-35.




65,536 on each full cycle, thus producing a sequence of 50,000 states (modulus 50,000).


 $15,536 = 11110010110000_2 = 3CB0_{16}$

See Figure 8-36.

49.



counter is not preset. One possible implementation is shown in Figure 8-37.



50. See Figure 8-38.




FIGURE 8-40


53. NEXT-STATE TABLE

Present State			N	ext	Stat	ë	
Q_{3}	Q_{2}	$Q_{_{1}}$	Q_{0}	Q_3	Q_{2}	$Q_{_1}$	Q_{0}
0	0	0	0	1	1	1	1
1	1	1	1	1	1	1	0
1	1	1	0	1	1	0	1
1	1	0	1	1	0	1	0
1	0	1	0	0	1	0	1
0	1	0	1	0	0	0	0


TRANSITION TABLE

Output	t State	Transi	tions	F	lip-flo	p Input	ts
$Q_{_3}$	Q_{2}	$Q_{_1}$	Q_{0}	$J_{3}K_{3}$	$J_{2}K_{2}$	$J_{_1}K_{_1}$	$J_{_0}K_{_0}$
0 to	0 to	0 to	0 to	1X	1X	1X	1X
1	1	1	1	ΧO	ΧO	X0	X1
1 to	1 to	1 to	1 to	ΧO	ΧO	X1	1X
1	1	1	0	X0	X1	1X	X1
1 to	1 to	1 to	0 to	X1	1X	X1	1X
1	1	0	1	0 X	X1	0X	X1
1 to	1 to	0 to	1 to				
1	0	1	0				
1 to	0 to	1 to	0 to				
0	1	0	1				
0 to	1 to	0 to	1 to				
0	0	0	0				


See Figure 8-41.



The desired sequence



54. See Figure 8-42.



- 56. SET input of U1 open.
- 57. Pin A of G3 open.
- 58. No fault.
- **59.** Pin 9 open.

CHAPTER 9


SHIFT REGISTERS

Section 9-1 Basic Shift Register Functions


- 1. Shift registers store binary data in a series of flip-flops or other storage elements.
- 2. 1 byte = 8 bits; 2 bytes = 16 bits

Section 9-2 Serial In/Serial Out Shift Registers


3. See Figure 9-1.




6. See Figure 9-3.



7.




8.




.

Registers




Section 9-4 Parallel In/Serial Out Shift Registers

12. See Figure 9-9.




Section 9-5 Parallel In/Parallel Out Shift Registers

16. See Figure 9-13.



17. See Figure 9-14.



Section 9-6 Bidirectional Shift Registers


19.

Initially	01001100	
(76)	10011000	Shift left
CLK 1	01001100	Shift
CLK 2	00100110	right
CLK 3	00010011	Shift
CLK 4	00100110	right
CLK 5	01001100	Shift
CLK 6	00100110	right
CLK 7	01001100	Shift left
CLK 8	00100110	Shift left
CLK 9	01001100	Shift
CLK 10	10011000	right
CLK 11		Shift left
		Shift
		right
		Shift left
		Shift left


20.

٠.			
	Initially	01001100	
	(76)	00100110	Shift
	CLK 1	00010011	right
	CLK 2	00001001	Shift
	CLK 3	00010010	right
	CLK 4	00100100	Shift
	CLK 5	01001000	right
	CLK 6	00100100	Shift left
	CLK 7	01001000	Shift left
	CLK 8	10010000	Shift left
	CLK 9	00100000	Shift
	CLK 10	00010000	right
	CLK 11	00001000	Shift left
	CLK 12		Shift left
			Shift left
			Shift
			right
			Shift
			right

21. See Figure 9-16.



22. See Figure 9-17.



Section

23. (a)


(c)
$$2n = 14$$
 $n = 7$

(d)
$$2n = 16$$
 $n = 8$


24. 2n = 18; n = 9 flip-flops

Q_{0}	$Q_{_1}$	Q_{2}	$Q_{_3}$	$Q_{\scriptscriptstyle 4}$	Q_{5}	Q_{6}	Q_{7}	$Q_{_{\mathrm{g}}}$
0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0
1	1	1	1	1	0	0	0	0
1	1	1	1	1	1	0	0	0
1	1	1	1	1	1	1	0	0
1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1 1
0	0	0	0	1	1	1	1	1
0	0	0	0	0	1	1	1	1
0	0	0	0	0	0	1	1	1
0	0	0	0	0	0	0	1	1 1
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0


See Figure 9-18.



25. See Figure 9-19.




and the remaining



Section 9-8 Shift Register Applications

27. See Figure 9-21.




the ring counter when power is turned on.


29. An incorrect code may be produced.

Section 9-10 Troubleshooting

30. Q_2 goes HIGH on the first clock pulse indicating that the D input is open. See Figure 9-22.



31. Since the LSB flip-flop works during serial shift, the problem is most likely in gate G3. An open D_3 input at G3 will cause the observed waveform. See Figure 9-23.



- open inverter input will keep the inverter output LOW thus disabling all of the shift-left control gates G5, G6, G7, and G8.
- 33. (a) No clock at switch closure due to faulty NAND gate or one-shot; open clock input to key code register; open SH/\overline{LD} input to key code register.
 - (b) The diode in the third row is open; $\mathcal{Q}_{\scriptscriptstyle 2}$ output of ring counter is open.
 - (c) The NAND (negative-OR) gate input connected to the first column is shorted to ground or open, preventing a switch closure transition.
 - (d) The "2" input to the column encoder is open.
- 34. 1. Number the switches in the matrix according to the following format:

_	_	3	4	5	6	7	8
9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	32
33	34	35	36	37	38	39	40
41	42	43	44	45	46	47	48
49	50	51	52	53	54	55	56
57	58	59	60	61	62	63	64

2. Depress switches one at a time and observe the key code output according to the following Table 1.

Switch number	Key	Code	e Reg	jiste	r	
	Q_{0}	$Q_{_{1}}$	Q_{2}	Q_3	$Q_{\scriptscriptstyle \Delta}$	Q_{5}
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 46 47 47 48 48 48 48 48 48 48 48 48 48 48 48 48	0000000111111100000001111111000000011111	111111110000000000000000000000000000000		0101010101010101010101010101010101010101	1001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001100011000110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110001110000	1 1 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
47 48 49 50 51 52 53 54 55 56 57	1 1 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 1 0 1 0 1 0 1 0 1	0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 1 1 0 0 0 0 1 1

6	50	1	1	1	1	1	0
	51	1	1	1	0	1	0
6	52	1	1	1	1	0	0
6	53	1	1	1	0	0	0
6	54	1	1	1	1	1	1

TABLE 1

- 35. (a) Contents of Data Output Register remain constant.
 - (b) Contents of both registers do not change.
 - (c) Third stage output of Data Output Register remains HIGH.
 - (d) Clock generator is disabled after each pulse by the flipflop being continuously SET and then RESET.

Digital System Application

- 36. The purpose of the Security Code logic is to accept a 4-digit code, compare it with a stored code, and if the codes match, to disarm the system for entry.
- ${\bf 37.}$ The states of shift registers A and C after two correct key closures are:


```
Shift Register A: 1001
Shift Register C: 00000100
```

38. The states of shift registers A and B after each key closure when entering 7645 are:


```
After key 7 is pressed:
Shift register A contains 0111
Shift register B contains 11000
After key 6 is pressed:
Shift register A contains 0110
Shift register B contains 11100
After key 4 is pressed:
Shift register A contains 0100
Shift register B contains 11110
After key 5 (an incorrect entry) is pressed:
Shift register A contains 0000
Shift register B contains 10000
```

Special Design Problems

39. See Figure 9-24.



40. Figure 9-25 shows only the 74LS164, 74LS199, and 74LS163 portions of the circuit that require modification for 16-bit conversion.







FIGURE 9-27

43. See Figure 9-28.



Multisum rroupreshooting practice

- 45. CLK input of U3 open.
- 46. No fault.
- **47.** Pin 14 open.
- 48. No fault.
- 49. CLK input of U6 open.

CHAPTER 10

MEMORY AND STORAGE

Section 10-1 Basics of Semiconductor Memory

- 1. (a) ROM: no read/write control
 - (b) RAM
- They are random access memories because any address can be accessed at any time. You do not have to go through all the preceding addresses to get to a specific address.
- 3. Address bus provides for transfer of address code to memory for accessing any memory location in any order for a read or a write operation.

Data bus provides for transfer of data between the microprocessor and memory or input/output devices.


- **4.** (a) $0A_{16} = 00001010_2 = 10_{10}$
 - (b) $3F_{16}^{16} = 001111111_{2}^{2} = 63_{10}^{10}$
 - (c) $CD_{16}^{13} = 11001101_{2}^{2} = 205_{10}^{3}$

Section 10-2 Random-Access Memories (RAMs)


5.

	BIT	BIT	BIT	BIT
	0	1	2	3
ROW 0	1	0	0	0
ROW 1	0	0	0	0
ROW 2	0	0	1	0
ROW 3	0	0	0	0

6. See Figure 10-1.



8.



 ${\bf 9.}$ $\,$ The difference between SRAM and DRAM is that data in a SRAM are stored in latches or

flip-flops indefinitely as long as power is applied while data in a DRAM are stored in capacitors which require periodic refreshing to retain the stored data.

10. The bit capacity of a DRAM with 12 address lines is

$$2^{2 \times 12} = 2^{24} = 16,777,216 \text{ bits} = 16 \text{ Mbits}$$

Section 10-3 Read-Only Memories (ROMs)

11.

In	put			Outp	uts	
$A_{_{1}}$	A_{\circ}	C	3	0,	0,	0,
0	0	C)	1	0	1
0	1	1		0	0	1
1	0	1		1	1	0
1	1	C)	0	1	0

12.


	Inpu	ts		Out	puts	3
A_{2}	$A_{_{1}}$	A_{\circ}	O_3	0,	O_1	0
0	0	0	0	1	0	0
0	0	1	1	1	1	1
0	1	0	1	0	1	1
0	1	1	1	0	0	1
1	0	0	1	1	1	0
1	0	1	1	0	0	0
1	1	0	0	0	1	1
1	1	1	0	1	0	1

13.

		BCD		E:	xces	s-3	
$D_{_3}$	D_{\circ}	$D_{_{1}}$	D_{\circ}	$E_{_{3}}$	E_{\circ}	$E_{_1}$	$E_{_{\scriptscriptstyle 0}}$
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

See Figure 10-3.

14. $2^{14} = 16,384$ addresses $16,384 \times 8$ bits = 131,072 bits



Section 10-4 Programmable ROMs (PROMs and EPROMs)

15. Blown links: 1 - 17, 19 - 23, 25 - 31, 34, 37, 38, 40 - 47, 53, 55, 58, 61, 62, 63, 65, 67, 69.


	X Input					X Output							
	X_{2}	X_1	X_{\circ}	X^{3}	28	2 7	26	25	24	2 ³	22	21	2°
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	0	0	0	1
2	0	1	0	8	0	0	0	0	0	1	0	0	0
3	0	1	1	27	0	0	0	0	1	1	0	1	1
4	1	0	0	64	0	0	1	0	0	0	0	0	0
5	1	0	1	125	0	0	1	1	1	1	1	0	1
6	1	1	0	216	0	1	1	0	1	1	0	0	0
7	1	1	1	343	1	0	1	0	1	0	1	1	1

16.

Address	Contents				
A ₁₃	$Q_7 Q_0$				
$A_{_{0}}$					
01001100010011	10101100				
11011101011010	00100101				
01011010011001	10110011				
11010010001110	00101000				
01010010100101	10001011				
01010000110100	11010101				
01001001100001	11001001				
11011011100100	01001001				
01101110001111	01010010				
10111110011010	01001000				
10101110011010	11001000				

Section 10-6 Memory Expansion

17. $16k \times 4$ DRAMS can be connected to make a $64k \times 8$ DRAM as shown in Figure 10-4.



18.





FIGURE 10-5

19. Word length = 8 bits, word capacity = 64k words
Word length = 4 bits, word capacity = 256k words


Section 10-7 Special Types of Memories

20. See Figure 10-6.



22. The first byte goes into ${\bf FFF}_{16}$. The last byte (16th) goes into a lower address: $16_{10}=10_{16}$ ${\bf FFF}_{16}-10_{16}={\bf FEF}_{16}$

See Figure 10-8.



- 23. A hard disk is formatted theo tracks and sectors. Each track is divided into a number of sectors with each sector of a track having a physical address. Hard disks typically have from a few hundred to a few thousand tracks.
- 24. Seek time is the average time required to position the drive head over the track containing the desired data. The latency period is the average time required for the data to move under the drive head.
- 25. Magnetic tape has a longer access time than disk because data must be accessed sequentially rather than randomly.
- 26. A magneto-optic disk is a read/write medium using lasers and magnetic fields.

A CD-ROM (compact-disk ROM) is a read-only optical (laser) medium.

A WORM (write-once-read-many) is an optical medium in which data can be written once and read many times.

Section 10-9 Troubleshooting

27. The correct checksum is 00100. The actual checksum is 01100. The second bit from the left is in error.

- 28. (a) ROMO: Low address 00_{16} High address $1F_{16}$ ROM1: Low address 20_{16} High address $3F_{16}$ ROM2: Low address 40_{16} High address $5F_{16}$ ROM3: Low address 60_{16} High address $7F_{16}$
 - (b) Same as flow chart in Figure 10-68 in text except that the last data address is specified as $7E_{16}$ (7F₁₆ 1).
 - (c) See Figure 10-9.





FIGURE 10-9

- A single checksum will not isolate the faulty chip. It will only indicate that there is an error in one of the chips. (d)
- 29.
 - (b)

Digital System Application

30. See Figure 10-10.



Special Design Problems


- Add an additional row of four flip-flops.
 - 2. Connect the keypad encoder outputs to the added flip-flops.
 - 3. Change the 2-bit counter to a 3-bit counter.
 - 4. Replace the four 2-input AND gates in the memory address decoder to 3-input AND gates and add a fifth 3-input AND gate. Modify the decoder to decode 000, 001, 010, 011, 100.
 - Change the 4-input OR gates to 5-input OR gates. 5.
- To accommodate a 5-bit entry code, shift register C must be loaded with five 0s instead of four. The HIGH (1) must be moved lef place on the parallel inputs.

CHAPTER 11


PROGRAMMABLE LOGIC AND SOFTWARE

Programmable Logic: SPLDs and CPLDs Section 11-1

 $X = \overline{ABC} + \overline{ABC} + A\overline{BC}$. See Figure 11-1. 1.



2.



http://ebook29.blogspot.com

(b) PAL12H6 is a programmable array logic device with 12 inputs and 6 active-HIGH outputs.

http://ebook29.blogspot.com

- 4. Typically, an exclusive-OR gate is used to determine the polarity of the output. When a 1 is applied to one input of the XOR gate, the output of the XOR is the complement of the signal on the other input. When a 0 is applied to one input of the XOR, the signal on the output of the XOR is the same as the signal on the other input.
- 5. A CPLD basically consists of multiple SPLDs that can be connected with a programmable interconnect array.

Section 11-2 Altera CPLDs

- **6.** (a) Inputs from PIA to LAB: $\bf 36$ (b) Outputs from LAB to PIA: $\bf 16$
- (c) Inputs from I/O to PIA: 8 to 16 (d) Outputs from LAB to I/O: 8 to 16
- 7. (a) \overline{ABCD} (b) $ABC(\overline{DE}) = ABC(\overline{D} + \overline{E}) = ABC\overline{D} + ABC\overline{E}$
- 8. $A\overline{B}C\overline{D} + EFGH + AB\overline{C}D + \overline{A}BCD$

Section 11-3 Xilinx CPLDs

- 9. $A\overline{B} + \overline{A}B$
- 10. (a) Inputs from AIM to FB: $\mathbf{40}$ (b) Outputs from FB to AIM: $\mathbf{16}$
- (c) Inputs from I/O to AIM: $\bf 16$ (d) Outputs from FB to I/O: $\bf 16$
- 11. $X_1 = A\overline{BCD} + \overline{ABCD} + ABC\overline{D};$ $X_2 = ABCD + AB\overline{CD} + \overline{ABCD} + A\overline{BCD}$

Section 11-4 Macrocells


- 12. (a) A 0 on the select line selects D_0 . The output is 1.
 - (b) A 1 on the select line selects D_1 . The output is **0**.
- 13. (a) Since the D_0 (upper) input of MUX 5 is selected, the macrocell is configured for **combinational** logic. The output of the XOR goes through MUX 5 to the "To I/O" output making it a $\bf 1$.
 - (b) Since the D_1 (lower) input of MUX 5 is selected, the macrocell is configured for **registered** logic. The output of the flip-flop goes through MUX 5 to the "To I/O" output making it a $\bf 0$.
- 14. (a) The macrocell is configured for **registered** logic because the D_1 input of MUX 8 is selected, allowing the flip-flop output to pass through.
 - (b) The **GCK1** clock is applied to the flip-flop because the D_1 input of MUX 3 and the D_1 input of MUX 5 are selected.
 - (c) The OR gate output is applied to the XOR which is set for noninversion by MUX 1. The output of the XOR is selected by MUX2 and a 1 is applied to the D/T input of the flip-flop.
 - (d) The output of MUX 8 is a 1 because MUX 8 selects the Q output of the flip-flop (assuming that the S and R inputs are 0).
- 15. (a) The macrocell is configured for registered logic because the D_1

input of MUX 8 is selected, allowing the flip-flop output to pass through.

- (b) The **GCK1** clock is applied to the flip-flop because the D_1 input of MUX 3 and the D_1 input of MUX 5 are selected.
- (c) The OR gate output is applied to the XOR which is set for inversion by MUX 1. The output of the XOR is selected by MUX 2 and a 0 is applied to the D/T input of the flip-flop.
- (d) The output of MUX 8 is a **0** because MUX 8 selects the Q output of the flip-flop (assuming that the S and R inputs are 0).

Section 11-5 Programmable Logic: FPGAs

- 16. An FPGA typically consists of configurable logic blocks (CLBs). Each CLB is made up of a number of logic modules with a local interconnect. Each logic module typically consists of a look-up table (LUT) and associated logic. Global column and row interconnects are used to connect the CLBs to I/Os as well as each other.
- 17. SOP output = $\overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + A\overline{BC} + A\overline{BC}$
- 18. See Figure 11-3.



21. See Figure 11-4.




FIGURE 11-

$$22. \qquad (A_4 A_3 \overline{A}_2 A_1 + \overline{A}_4 \overline{A}_3 \overline{A}_2 A_1) A_0 + (\overline{A}_5 A_3 A_2 A_1 + A_5 \overline{A}_3 A_2 \overline{A}_1 + A_5 A_3 A_2 \overline{A}_1) A_0$$

$$= A_4 A_3 \overline{A}_2 A_1 A_0 + \overline{A}_4 \overline{A}_3 \overline{A}_2 A_1 A_0 + \overline{A}_5 A_3 A_2 A_1 \overline{A}_0 + A_5 \overline{A}_3 A_2 \overline{A}_1 \overline{A}_0 + A_5 A_3 A_2 \overline{A}_1 \overline{A}_0$$

$$= A_4 A_3 \overline{A}_2 A_1 A_0 + \overline{A}_4 \overline{A}_3 \overline{A}_2 A_1 A_0 + \overline{A}_5 A_3 A_2 A_1 \overline{A}_0 + A_5 \overline{A}_3 A_2 \overline{A}_1 \overline{A}_0 + A_5 \overline{A}_3 A_2 \overline{A}_1 \overline{A}_0$$

Section 11-7 Xilinx FPGAs

23. See Figure 11-5.






FIGURE 11-7

26. Three slices are required. See Figure 11-8.







28.
$$X = \overline{ABCD} + A\overline{BCD} + AB\overline{CD} + AB\overline{CD} + \overline{ABCD} + \overline{ABCD}$$

= $ABD + ACD + ABC + BCD + \overline{ABCD}$


See Figure 11-10.



29. See Figure 11



30. $X = \overline{ABCD} + A\overline{BCD} + ABCD + ABCD + \overline{ABCD} + \overline{ABCD}$. See Figure 11-12.



- 31. The Sharm gh the MUX, and are clocked into Capture register A on the leading edge of the clock pulse. From the output of Capture register A, the data go through the upper MUX and are clock into Capture register B on the trailing edge of the clock pulse.
- 32. PDI/O = 0 and OE = 1. The data from the internal programmable logic pass through the selected MUX and through the output buffer to the pin.
- 33. PDI/O = 0 and OE = 0. The data are applied to the input pin and go through the selected MUX to the internal programmable logic.
- 34. SHIFT = 1, PDI/O = 1, and OE = 0. Data are applied to SDI, go through the MUX, and are clocked into Capture register A on the leading edge of the clock pulse. From the output of Capture register A, the data go through the upper MUX and are clocked into Capture register B on the trailing edge of the clock pulse. A pulse on the UPDATE input clocks the data into Update register B. The data on the output of Capture Register B go through the MUX to the internal programmable logic. The data also appear on the SDO.

Section 11-10 Troubleshooting

35. 000011001010001111011 shifted from TDI to TDO, left-most bit first. The bold-faced code will appear on the logic inputs in the sequence shown.

```
0\, \mathbf{0000} 1 1 0 0 1 0 1 0 0 0 1 1 1 1 0 1 1
1000011001010001111011
3000011001010001111011
6000011001010001111011
        000011001010001111011
12
9000011001010001111011
2000011001010001111011
5000011001010001111011
10
        000011001010001111011
4 000011001010001111011
8000011001010001111011
1000011001010001111011
3 000011001010001111011
7 0 0 0 0 1 1 0 0 1 0 1 0 0 0 1 1 1 1 0 1 1
        000011001010001111011
15
        000011001010001111011
14
13
        000011001010001111011
11
        000011001010001111011
```

Digital System Application

36. 11 inverters can be eliminated. Only four are needed to produce the complements of A, B, C, and D.

There are three AND gates that produce the product term AC. Two can be eliminated.

There are three AND gates that produce the product term $AB.\$ Two can be eliminated.


There are two AND gates that produce the product term $B\overline{C}.$ One can be eliminated.

There are two AND gates that produce the product term $\overline{B}C$. One can be eliminated.

There are two AND gates that produce the product term $AB.\$ One can be eliminated.

7 AND gates can be eliminated.

 ${f 37.}$ The D input to the logic is faulty or not connected. See Figure 11-13.



CHAPTER 12

INTRODUCTION TO COMPUTERS

Section 12-1 The Basic Computer

- The basic elements of a computer are central processing unit (CPU), memory unit, and input/output ports.
- 2. Two types of software are system and application.
- 3. A bus is a set of physical connections over which data and other information is transferred in a computer according to a standard set of specifications.
- **4.** A port is a physical interface on a computer through which data is passed to and from peripherals.

Section 12-2 Microprocessors

- 5. The basic elements of a microprocessor are arithmetic logic unit (ALU), instruction decoder, control unit, and register array.
- 6. A microprocessor performs arithmetic operations, logic operations, data movements, and decision functions.
- 7. The three microprocessor buses are address, data, and control.
- 8. Groups of Pentium instructions are: data transfer, arithmetic and logic, bit manipulation, loops and jumps, strings, subroutines and interrupts, and control.

Section 12-3 A Specific Microprocessor Family

- 9. A microprocessor repeatedly cycles through fetch, decode, execute.
- Pipelining is the process of fetching and executing at the same time so that more than one instruction can be processed simultaneously.
- 11. The six segment registers of the 80386 and above are: CS, DS, SS, ES, FS, GS
- 12. The code segment (CS) register contains 0F05 and the instruction pointer contains 0100. The physical address is


$$0F050 + 0100 = 0F150$$

13. AH and AL are 8-bit registers and represent the high and low part of the 16-bit AX register. The EAX is a 32-bit register which includes the AX register as the lower 16 bits.


- ${f 14.}$ (a) A flag is a bit stored in the flag register that is set or cleared by the processor.
 - (b) A flag indicates a status or a control condition. A status flag is an indicator of a condition after an arithmetic or logic operation. A control flag alters processor operations under certain conditions.
- ${f 15.}$ Instruction pairing allows two instructions to execute at the same time.

Section 12-4 Computer Programming

- ${f 16.}$ An assembler is a program that translates mnemonics and operands into machine code.
- 17. The flowchart in Figure 12-1 shows the process for adding numbers from one to ten and saving the results in a memory location named TOTAL.



18. The flowchart in Figure 12-2 shows how you can count the number of bytes in a string and place the count in a memory location called COUNT. The string starts at a location named START and uses 20H (space) to indicate the end.



Section 12-5 Interrupts

- 21. In a polled I/O, the CPU polls each device in turn to see if it needs service; in an interrupt-driven system, the peripheral device signals the CPU when it requires service.
- 22. Vectoring is when the PIC provides a pointer to a service routine.
- 23. A software interrupt is a program instruction that invokes an interrupt service routine.

Section 12-6 Direct Memory Access (DMA)

- 24. In a DMA operation, the DMA controller is given control by the CPU and allows data to flow between memory and a peripheral directly, bypassing the CPU.
- 25. The CPU is bypassed in DMA.

Section 12-7 Internal Interfacing

26. See Figure 12-3.






FIGURE 12-

27. See Figure 12-4.



28. See Figure 12-5.



- the processor. The PCI bus is used for expansion devices and is connected to the local bus through a bus controller.
- 30. Plug-and-Play refers to self-configuring hardware that can be installed into and used in a computer system without the need for manual installation of jumpers or setting of switches.
- 31. The PCI bus is a 33 or 66 MHz, 32- or 64-bit, plug-and-play compatible expansion bus. ISA is an 8- or 16-bit 8.33 MHz expansion bus. PCI supports 3.3 V supplies while ISA supports 5 V and 12 V supplies.
- 32. A shorter RS-232C cable can support faster communication rates.
- 33. DCE stands for data communications equipment, such as a modem. DTE stands for data terminal equipment, such as a computer. Both acronyms are associated with the RS-232/EIA-232 standard.
- 34. A USB cable consists of a power line, ground line, and two differential data lines.
- 35. Since there are eight instruments already on the bus and the limit is fourteen, six more instruments can be connected.
- 36. Three data bytes are transferred because the NDAC line goes HIGH three times, each time indicating that a data byte is accepted.
- 37. A controller is sending data to two listeners. The first two bytes of data (3F and 41) go to the listener with address 001A. The second two bytes go to the listener with address 001B. The handshake signals (DAV, NRFD, and NDAC) indicate that the data transfer is successful. See Figure 12-6.




FIGURE 12-


38. If a talker sends a data byte to a listener on a GPIB system and a DTE sends a data byte to a DCE on an RS-232C system, the RS-232C system will receive the data first. This is because GPIB requires significantly more setup and handshaking than RS-232C.

CHAPTER 13

INTRODUCTION TO DIGITAL SIGNAL PROCESSING

Section 13-1 Digital Signal Processing Basics


- 1. The purpose of analog-to-digital conversion is to change an analog signal into a sequence of digital codes that represent the amplitude of the analog signal with respect to time.
- 2. See Figure 13-1.




of digital codes into an analog signal represented by the digital codes.

Section 13-2 Converting Analog Signals to Digital


4. See Figure 13-2.




5. See Figure 13-3.



- 6. 11, 11
- 7. 1000,
- 8. See Figure 13-4.



9. See Figure 13-5.



10.
$$\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{2 \text{ V}}{10 \text{ mV}} = 200$$

11.
$$\frac{V_{\rm OUT}}{V_{\rm IN}} = \frac{R_{\rm F}}{R_{\rm IN}}$$

$$R_{\rm F} = R_{\rm in} \bigg(\frac{V_{\rm OUT}}{V_{\rm IN}} \bigg) = 1 \ {\rm k}\Omega \, (330) = 330 \ {\rm k}\Omega$$

See Figure 13-6.




FIGURE 13-

14.


SAR	Comment		
11	Less than	$V_{\scriptscriptstyle ext{in}}$.	Keep
11	the 1.		
11	Less than	V_{in} .	Keep
	the 1.		
	Less than	$V_{\scriptscriptstyle m in}$.	Keep
	the 1.		

Conversion never terminates since 2 bits cannot represent the input.

15.

SAR	Comment
1000	Greater than V_{in} . Reset
0100	MSB.
0110	Less than V_{in} . Keep the 1.
	Equal to V_{in} . Keep the 1
	(final state)

16. See Figure 13-8.



Section 13-4 The Digital Signal Processor (DSP)

- 17. 2000 MIPS $\times \frac{32 \text{ bit/instruction}}{8 \text{ bits/byte}}$
 - = 2000 MIPS × 4 bytes/instruction
 - = 8000 Mbytes/s
- 18. $\frac{400 \,\text{Mbits/s}}{32 \,\text{bits/instruction}} = 12.5 \,\text{million instructions/s}$
- **19.** 1000 MFLOPS = 1,000,000,000 floating-point operations/s
- 20. 1. Program address generate (PG). The program address is generated by the CPU.
 - 2. Program address send (PS). The program address is sent to the memory.
 - 3. Program access ready wait (PW). A memory read operation occurs.
 - 4. Program fetch packet receive (PR). The CPU receives the packet of instructions.
- 21. 1. Instruction dispatch (DP): Instruction packets are split into execute packets and assigned
 - to functional units;
 . Instruction decode (DC): Instructions are decoded.

Section 13-5 Digital-to-Analog Conversion Methods

22.
$$R_0 = 10 \text{ k}\Omega$$

 $R_1 = \frac{R_0}{2} = \frac{10 \text{ k}\Omega}{2} = 5 \text{ k}\Omega$
 $R_2 = \frac{R_0}{4} = \frac{10 \text{ k}\Omega}{4} = 2.5 \text{ k}\Omega$
 $R_3 = \frac{R_0}{8} = \frac{10 \text{ k}\Omega}{8} = 1.25 \text{ k}\Omega$

23. See Figure 13-9.




FIGURE 13-


25. (a)
$$\left(\frac{1}{(2^3-1)}\right)100 = 14.3\%$$

(b)
$$\left(\frac{1}{2^{10}-1}\right)100 = 0.0988$$


(b)
$$\left(\frac{1}{2^{10}-1}\right)100 = 0.098\%$$

(c) $\left(\frac{1}{2^{18}-1}\right)100 = 0.00038\%$

26. See Figure 13-11.



28. See Figure 13-13.



CHAPTER 14

INTEGRATED CIRCUIT TECHNOLOGIES

Section 14-1 Basic Operational Characteristics and Parameters

- 1. No, because the $V_{\rm OH\,(min)}$ is less than the $V_{\rm IH\,(min)}$. The gate may interpret 2.2 V as a LOW.
- 2. Yes, they are compatible because the $V_{\text{OL},\text{(max)}}$ is less than the $V_{\text{IL},\text{(max)}}$.

3.
$$V_{\text{NH}} = V_{\text{OH}\,(\text{min})} - V_{\text{IH}\,(\text{min})} = 2.4 \text{ V} - 2.25 \text{ V} = 0.15 \text{ V}$$

 $V_{\text{NL}} = V_{\text{IL}\,(\text{max})} - V_{\text{OL}\,(\text{max})} = 0.65 \text{ V} - 0.4 \text{ V} = 0.25 \text{ V}$

- 4. The maximum amplitudes equal the noise margins of 0.15 V and 0.25 V.
- 5. Gate A: $V_{\rm NH} = 2.4 \ {\rm V} 2 \ {\rm V} = 0.4 \ {\rm V} \\ V_{\rm NL} = 0.8 \ {\rm V} 0.4 \ {\rm V} = 0.4 \ {\rm V} \\ {\rm Gate \ B:} \qquad V_{\rm NH} = 3.5 \ {\rm V} 2.5 \ {\rm V} = 1 \ {\rm V} \\ V_{\rm NL} = 0.6 \ {\rm V} 0.2 \ {\rm V} = 0.4 \ {\rm V} \\ {\rm Gate \ C:} \qquad V_{\rm NH} = 4.2 \ {\rm V} 3.2 \ {\rm V} = 1 \ {\rm V} \\ V_{\rm ML} = 0.8 \ {\rm V} 0.2 \ {\rm V} = 0.6 \ {\rm V} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V} 0.2 \ {\rm V} = 0.6 \ {\rm V} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V} 0.2 \ {\rm V} = 0.6 \ {\rm V} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V} 0.2 \ {\rm V} = 0.6 \ {\rm V} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V} 0.2 \ {\rm V} = 0.6 \ {\rm V} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V} 0.2 \ {\rm V} = 0.6 \ {\rm V} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V} 0.2 \ {\rm V} = 0.6 \ {\rm V} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V} 0.2 \ {\rm V} = 0.6 \ {\rm V} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V} 0.2 \ {\rm V} = 0.6 \ {\rm V} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL} = 0.8 \ {\rm V}_{\rm NL} \\ {\rm V}_{\rm NL}$

Gate C has the highest noise margins.

6.
$$P_{\text{D(LOW)}} = (5 \text{ V}) (2 \text{ mA}) = 10 \text{ mW}$$

$$P_{\text{D(HIGH)}} = (5 \text{ V}) (3.5 \text{ mA}) = 17.5 \text{ mW}$$

$$P_{\text{D(avg)}} = \frac{P_{\text{D(LOW)}} + P_{\text{D(HIGH)}}}{2} = \frac{27.5 \text{ mW}}{2} = 13.75 \text{ mW}$$

7. The pulse goes through three gates in the shortest path. $3 \times 4 \text{ ns} = 12 \text{ ns}$

8.
$$t_{p(avg)} = \frac{t_{PLH} + t_{PHL}}{2} = \frac{2 \text{ ns} + 3 \text{ ns}}{2} = 2.5 \text{ ns}$$

9. Gate A average propagation delay:

$$\frac{t_{\rm PLH} + t_{\rm PHL}}{2} = \frac{1\,{\rm ns} + 1.2\,{\rm ns}}{2} = 1.1\,{\rm ns}$$

Speed/Power product = (1.1 ns)(15 mW) = 16.5 pJ

Gate B average propagation delay:

$$\frac{5 \text{ ns} + 4 \text{ ns}}{2} = 4.5 \text{ ns}$$

Speed/Power product = (4.5 ns)(8 mW) = 36 pJ

Gate C average propagation delay: $\frac{10 \text{ ns} + 10 \text{ ns}}{2} = 10 \text{ ns}$

Speed/Power product = (10 ns)(0.5 mW) =

5 pJ

Gate C has the best speed/power product.

- 10. Gate A can be operated at the highest frequency because it has the shortest propagation delay.
- 11. G2 is overloaded because it has 12 unit loads.
- 12. The network in (a) can operate at the highest frequency because the driving gate has fewer loads.


Section 14-2 CMOS Circuits

- **13.** (a) ON
- (b) OFF
- (c) OFF
- (d) ON
- 14. Unused inputs should be connected as follows:

Negative-OR gate (NAND) to $V_{\rm cc}$ NAND gate to + $V_{\rm cc}$

NOR gate to ground

15. See Figure 14-1 for another possible approach in addition to circuit given in text answers.



Section 14-3

16. (a) ON: junction.

(b) OFF: insufficient voltage on base to forward-bias the base-emitter junction.

(c) OFF: emitter is more positive than the base which reverse-biases the base-emitter junction.

(d) OFF: base and emitter at same voltage. No forward bias.

17. See Figure 14-2.





FIGURE 14-

18. Connect a 1 $k\Omega$ pull-up resistor to the unused inputs of the two NAND gates. Connect the unused input of the NOR gate to ground. Connect a pull-up resistor to the open collector of the NOR gate (value depends on load).

Section 14-4 Practical Considerations in the Use of TTL

19. See Figure 14-3.



- 20. (a) The driving gate output is HIGH, it is sourcing 3 unit loads. $I_{_{\rm T}}$ = 3 (40 μA) = 120 μA
- (b) The driving gate output is LOW, it is sinking current from 2 unit loads.

$$I_{T} = 2(-1.6 \text{ mA}) = -3.2 \text{ mA}$$

(c) G1 output is HIGH, it is sourcing 6 unit loads. $I_{x} = 6(40 \mu A) = 240 \mu A$

G2 output is LOW, it is sinking current from 2 unit loads. $I_{\scriptscriptstyle \rm T}$ = 2(-1.6 mA) = -3.2 mA

G3 output is HIGH, it is sourcing 2 unit loads.

 $I_{T} = 2(40 \mu A) = 80 \mu A$

21. See Figure 14-4. Pull-up resistors of second-level inverters are not shown.




FIGURE 14-4

- $22. (a) X = AB\overline{C}\overline{D}$
 - (b) $X = (\overline{ABC})(\overline{DE})(\overline{FG})$
 - (c) $X = (\overline{A+B})(\overline{C+D})(\overline{E+F})(\overline{G+H}) = \overline{ABCDEFGH}$
- 23. Worst case for determining minimum $R_{\rm p}$ is when only one gate is sinking all of the current (40 mA maximum).

For 10 UL: For each gate:

$$I_{\rm L} = 10 \, (\rm 1.6~mA) = 16~mA$$


$$I_{\rm Rp\,(max)} = I_{\rm OL\,(max)} - 16~mA = 40~mA - 16~mA = 24~mA$$

$$V_{\rm Rp} = 5 \text{ V} - 0.25 \text{ V} = 4.75 \text{ V}$$

$$R_{\rm p(min)} = \frac{V_{\rm Rp}}{I_{\rm Rp(max)}} = \frac{4.75 \text{ V}}{24 \text{ mA}} = 198 \Omega$$

 $R_{\rm p(min)}$ for (a), (b), and (c) is the same value.

24. See Figure 14-5.



Section 14-5 Com

'L Performance

25. F series: SPP = 3.3 ns × 6 mW = 19.8 pJ LS series: SPP = 10 ns × 2.2 mW = 22 pJ

ALS series: SPP = $7 \text{ ns} \times 1.4 \text{ mW} = 9.8 \text{ pJ}$

ABT series: SPP = 3.2 ns \times 17 μ W = 0.0544 pJ HC series: SPP = 7 ns \times 2.75 μ W = 0.01925 pJ AC series: SPP = 5 ns \times 0.55 μ W = 0.00275 pJ

AHC series: SPP = 3.7 ns \times 2.75 μ W = 0.010175 pJ

LV series: SPP = 9 ns \times 1.6 μ W = 0.0144 pJ **LVC series:** SPP = 4.3 ns 0.8 μ W = 0.00344 pJ

ALVC series: SPP = 3 ns \times 0.8 μ W = 0.0024 pJ

ALVC has the best (lowest value) speed-power product. It is, however, misleading to compare CMOS and TTL in terms of SPP because the power of CMOS goes up with frequency.

- **26.** (a) ALVC
 - (b) AHC
 - (c) AC
 - (d) ALVC
- 27. (a) A and B to X: 3(3.3 ns) = 9.9 nsC and D to X: 2(3.3 ns) = 6.6 ns
 - (b) A to X1, X2, X3: 2(7 ns) = 14 ns B to X1: 7 ns C to X2: 7 ns D to X3: 7 ns
 - (c) A, B to X: 3(3.7 ns) = 11.1 nsC, D, to X: 2(3.7 ns) = 7.4 ns
- **28.** (a) HC has an $f_{\rm max}=50~{\rm MHz}$ $f_{\rm clock}=\frac{1}{50~{\rm ns}}=20~{\rm MHz}$
 - (b) LS has an $f_{\rm max}=33~{\rm MHz}$ $f_{\rm clock}=\frac{1}{60~{\rm ns}}=16.7~{\rm MHz}$
 - (c) AHC has an $f_{\text{max}} = 170 \text{ MHz}$ $f_{\text{clock}} = \frac{1}{4 \text{ ns}} = 250 \text{ MHz}$

Since $f_{\text{clock}} > f_{\text{max}}$ for the AHC flip-flop, the output will be erratic.

Section 14-6 Emitter-Coupled Logic (ECL) Circuits

- 29. ECL operates with nonsaturated BJTs whereas TTL transistors saturate when turned on.
- 30. (a) Lowest propagation delay ECL
 - (b) Lowest power HCMOS
 - (c) Lowest speed/power product HCMOS